EE 116: Semiconductor Devices for Energy & Electronics

Spr 2019 • Tue-Thu 10:30-11:50am • 370-370 • Prof. Eric Pop

- Two lecture/discussion meetings per week
- 10 weeks, 19 lectures
- Grade = 30% HW + 30% Midterm + 40% Final
- · Midterm: week of May 7-9, in class, TBD by us
- Final: period of June 7-12, TBD by Registrar
- Web site: "Sp19-EE-116-01" on Canvas
- Office hours → Prof. Eric Pop, Wed 2-3pm, Allen-X 335
- TA Lily Xu \rightarrow OH on Wed 11am-12pm, Thu 3-4pm in Allen-X 316
- Please take advantage of all instructor and TA office hours
- Please read Syllabus handout

Prof. E. Pop

Stanford EE 116

Approximate schedule by week:

- **1. Introduction:** atoms, bands, electrons/holes
- **2. Doping:** mass action, charge neutrality
- 3. Carrier Transport: Drift, Diffusion, Einstein relation
- 4. Non-equilibrium: continuity equation, G-R
- 5. PN junction: electrostatics, CV
- 6. PN junction: carrier transport, IV
- 7. Opto-electronic devices: LEDs, solar cells
- 8. Thermoelectric energy harvesting devices
- **9. MOSFETs:** threshold voltage, square law, transconductance

Lots of Nobel Prizes...

- 1956 Transistor (Bardeen, Brattain, Shockley)
- 1985 Quantum Hall Effect (Klitzing)
- 1986 Scanning Tunneling Microscope (Binnig, Rohrer)
- 1996 Buckyballs (Curl, Kroto, Smalley)
- 1998 Density Functional Theory (Kohn)
- 2000 Heterojunction and IC (Alferov & Kroemer, Kilby)
- 2000 Conducting polymers (Heeger)
- 2007 Giant Magnetoresistance (Fert & Grunberg)
- 2009 CCD and Optical Fiber (Kao, Boyle & Smith)
- 2000 Fractional QHE (Laughlin, Stormer, Tsui)
- 2010 Graphene (Geim & Novoselov)
- 2014 Blue LED (Nakamura)

Prof. E. Pop

Stanford EE 116

EE 116 Lecture 1 Introduction, Some Historical Context

- Questions, questions...
 - 1) Why "semiconductors"?
 - 2) Why "devices"?
 - 3) Why are we here?



A Service of	F CNN, Fortune & I	1ey	com≊	[Symbol	Ge	t Quote	Keyword	
Home B	Business News	Markets	Personal Finance	e Retir	rement	Techno	logy Small	Business	Fo
Pre-market	After-Hours	Stocks	Market Movers E	3onds	Currencie	es Co	mmodities	Mutual Fund	ls
U.S. Stoc Data as of 1	k Futures 1:09pm ET		Stocks gain despite weakness in banking sector						
1 S&P	+0.10 /	+0.01%	Jan 18 5:09pm: U.S. s	stocks sł	nowed su	rprising	resilience Tue	esday, closin	ıg
Level		1,294.80	higher as shares of	Boeing	and other	industria	al names rose	e, offsetting	
Fair Value	r Value 1,291.47		weakness from Citi	group an	id Apple. N	nore			
Difference		3.33	What's Moving	After H	lours	Gaine	rs & Losers	Most Activ	ve
1 Nasda	q +3.25 /	+0.14%	Gainers & Losers		Dav's	s Close	After-Hours	After-Hour	rs
Level		2,334.00	IPM International P	uning	,	150.65	155.00	+2.00	
Difference		6.59	IBM International Bu	JSIIIe		150.05	155.00	+2.09	70
	+19.00 /	+0.16%	NVDA NV DIA Corp	al Corp		23.04	23.47	+2.80	%
Level	1	1,830.00	TER Teradyne Inc			14.50	14.70	+1.38	%
		0	BRCM Froadcom C	orp		47.15	47.80	+1.38	%
S&P Nasdaq Dow			LLTC Livear Techno	ology Co.		36.13	34.75	-3.82	%
	Tue	1,300	MOLX Molex Inc			25.49	24.72	-3.02	%
M.	Mar	1,295	DF Dean Foods Co			9.93	9.76	-1.71	%
a vr	-	1,290	QLGC QL gic Corp			18.31	18.01	-1.64	%
	OPEN	1,205	XRAY DENTSPLY In	nternation	n	36.71	36.21	-1.36	%
6am 10a	m 2pm 6pm 10pm	1						ata as of las ?	10



• The abacus, ancient digital memory





Chinese Abacus (ca. 190AD)

- Information represented in digital form
- Each rod is a decimal digit (units, tens, etc.)
- A bead is a memory device, not a logic gate

An early mechanical computer

- The Babbage difference engine, 1832
- 25,000 parts





Prof. E. Pop

- Ohm's law: V = I x R
 - Georg Ohm, 1827



• Semiconductors are not metals

- Semiconductor resistance <u>decreases</u> with temperature
- Michael Faraday, 1834
- Discovery of the electron
 - J.J. Thomson, measured only charge/mass ratio, 1897
 - "To the electron, may it never be of any use to anybody."
 J.J. Thomson's favorite toast.
- Measuring the electron charge: 1.6 x 10⁻¹⁹ C
 - Robert Millikan, oil drops, 1909







• ENIAC: The first electronic computer (1946)

- 30 tons, including ~20,000 vacuum tubes, relays
- Punch card inputs, ~5 kHz speed
- It failed ~every five days



• Modern age begins in 1947:

- The first semiconductor transistor
- AT&T Bell Labs, Dec 1947
- J. Bardeen, W. Brattain, W. Shockley
- Germanium base, gold foil contacts



```
Prof. E. Pop
```

Sources: Wikipedia, <u>http://www.pbs.org/transistor</u>

John Bardeen, Walter Brattain, William Shockley at AT&T Bell Labs (1947)

shared 1956 Nobel prize for transistor

Bardeen → to UIUC (1951-1991) → 2nd Nobel 1972, superconductivity Shockley → 1956 to Shockley Semiconductor at 391 San Antonio Road (later to Stanford) Brattain → retired 1967 to Seattle





The way I provided the name, was to think of what the device did. And at that time, it was supposed to be the dual of the vacuum tube. The vacuum tube had transconductance, so the transistor would have "transresistance." And the name should fit in with the names of other devices, such as varistor and thermistor. And... I suggested the name "transistor."

- John R. Pierce AT&T Bell Labs, 1948



• Built with four <u>discrete</u> transistors





- Integrated circuits fabricate all transistors and metal interconnects on the same piece of silicon substrate
 - Jack Kilby patent Tl'1959
 → Nobel prize 2000
 - Robert Noyce, 1961

 \rightarrow co-founder of Fairchild, then Intel

Stanford EE 116





Prof. E. Pop

- The first microprocessor, Intel 4004 (1971)
- 2250 transistors, 740 kHz operation



- F.F. = Federico Faggin (designer)
- Comparable computational power with ENIAC
- Built on 2" and then 3" wafers (vs. 12" today)
- 10 µm line widths (vs. 22-45 nm today), 4-bit bus width
- Used in... the Busicom Calculator:
- See http://www.intel4004.com

0. 0 1 4004

Followed by 8008 (8-bit), 8080, 8086 Then 80286, 80386, 80486 = i486 (1989, 0.8 µm lines) Pentium, II, III, Itanium, IV, Celeron, Core 2 Duo, Atom...





"65 nm" technology



45nm node



32nm node



16







(carbon nanotube) or 2D (graphene, MoS₂)

1 nm

materials? These have ~1 nm thickness.

What is a technology "node" anyway?

- Intel "22 nm" node transistors have L ≈ 35 nm, t_{fin} ≈ 8 nm, pitch ≈ 90 nm
- Rule of thumb, pitch ≈ 3-4*L_G at the moment, but...





Prof. E. Pop

Stanford EE 116

Gate Length and Gate Pitch Scaling





- CMOS = complementary metal-oxide-semiconductor
- Fabrication is reproducible on extremely large scales
- Circuit engineering
- Design abstractions



VG<VT switch open





Stanford EE 116

• What do we learn in EE 116? (and later in EE 216)

