


# Energy-Efficient Phase-Change Memory with Graphene as a Thermal **Barrier**

Chiyui Ahn,\*<sup>†</sup> Scott W. Fong,<sup>†</sup> Yongsung Kim,<sup>‡</sup> Seunghyun Lee,<sup>†</sup> Aditya Sood,<sup>§,||</sup> Christopher M. Neumann, Mehdi Asheghi, Kenneth E. Goodson, Eric Pop, and H.-S. Philip Wong\*,

Supporting Information

ABSTRACT: Phase-change memory (PCM) is an important class of data storage, yet lowering the programming current of individual devices is known to be a significant challenge. Here we improve the energy-efficiency of PCM by placing a graphene layer at the interface between the phase-change material, Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> (GST), and the bottom electrode (W) heater. Graphene-PCM (G-PCM) devices have ~40% lower RESET current compared to control devices without the graphene. This is attributed to the graphene as an added interfacial thermal resistance which helps confine the generated



heat inside the active PCM volume. The G-PCM achieves programming up to 10<sup>5</sup> cycles, and the graphene could further enhance the PCM endurance by limiting atomic migration or material segregation at the bottom electrode interface.

KEYWORDS: Graphene, Joule heating, phase-change memory, reset current, thermal boundary resistance

Phase-change memory (PCM)<sup>1-5</sup> has been one of the leading candidates of the leading candidates of emerging nonvolatile memories, mainly due to its great scalability down to the single-digit nanometer regime. PCM has superior performance compared to mainstream NAND Flash, with cycling endurance up to 10<sup>9</sup> demonstrated 12,13 and faster switching speed of less than 10 ns. 14 The phenomenon of resistive switching in PCM is based on the reversible phase transition of chalcogenide alloys between low-resistance crystalline and high-resistance amorphous phases, caused by current-induced Joule heating. Because crystallization (for SET) and melting (for RESET) of the phase-change material occurs at relatively high temperatures (around 150 °C<sup>15</sup> for crystallization to the fccphase Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> (GST) and over 600 °C<sup>16</sup> for GST melting), relatively high programming (RESET) currents remain a challenge for PCM. Although reduction of  $I_{RESET}$  down to the  $\mu A$  range has been demonstrated using individual carbon nanotube electrodes,  $^{7,8,10,11}$  a more scalable approach to energy-efficient PCM is needed.

For a given technology node, the strategy for reducing the programming current of PCM falls into two complementary categories: materials engineering and thermal engineering. Examples of materials engineering include the use of GeTe/ Sb<sub>2</sub>Te<sub>3</sub> superlattices for interfacial<sup>17</sup> and charge-injection<sup>18</sup> PCMs, as well as the use of nanocrystalline doped GST. 19 Thermal engineering aims to achieve PCM heating with minimal current by increasing the thermal resistance and thermal confinement of PCM. The early invention of the confined PCM cell structure 20 was a prototypical approach of thermal engineering, and the use of thermally confined TaN/ TiN bottom electrode (BE) in the conventional mushroom structure <sup>21,22</sup> has also been effective. For the PCM to be more energy-efficient, the Joule heating should be restricted inside a small volume of the phase-change material and heat loss by thermal conduction to the surroundings needs to be minimized. One approach to achieve this has been to engineer the interface between the phase-change material and the metal heater.<sup>23-25</sup> For example, PCM with a semiconducting fullerene film (~30 nm C<sub>60</sub>) inserted at the interface between GST and metal bottom electrode<sup>24</sup> has shown up to  $\sim$ 70% reduction of  $I_{RESET}$ . However, such interfacial films with a relatively large thickness ( $\sim$ 10 nm for TiO<sub>2</sub><sup>23</sup> about 30 nm for C<sub>60</sub><sup>24</sup> and over 100 nm for WO<sub>3</sub><sup>25</sup>) may not be an ideal solution because they introduce series resistance<sup>24</sup> and may degrade the PCM reliability.<sup>23</sup>

In this work, we demonstrate the use of graphene as an atomically thin interfacial thermal barrier between the PCM and the heater electrode. Although graphene has a large in-plane thermal conductivity, 26 the out-of-plane heat flow across'monolayer and few-layer graphenes is strongly limited by its weak van der Waals interfaces. In fact, the cross-plane thermal resistance of graphene is estimated to be equivalent to that of  $\sim$ 25 nm of SiO<sub>2</sub> but with subnanometer thickness, <sup>26</sup> depending

Received: July 5, 2015 Revised: August 19, 2015 Published: August 26, 2015

 $<sup>^\</sup>dagger$ Department of Electrical Engineering,  $^\S$ Department of Mechanical Engineering, and  $^\parallel$ Department of Materials Science and Engineering, Stanford University, Stanford, California 94305, United States

<sup>&</sup>lt;sup>‡</sup>Samsung Advanced Institute of Technology (SAIT), Suwon, 443-803, South Korea




Figure 1. (a) TDTR (time-domain thermoreflectance) measurements of the ratio of the in-phase  $(V_{\rm in})$  and out-of-phase  $(V_{\rm out})$  components of the reflected probe intensity, comparing the film stacks (see Figure S1) with and without the graphene. The inserted graphene layer leads to a slower thermal decay, thus indicating that it adds a significant amount of thermal resistance in the out-of-plane direction. (b) Simulated RESET programming current of the G-PCM as a function of ratio between the graphene width and the bottom electrode width  $(D_{\rm G}/D_{\rm BE})$ .  $I_{\rm RESET}$  is normalized to that of the conventional PCM. Also see Figure S2.




Figure 2. (a) Schematic representation of the G-PCM device fabricated in this work. The top electrode voltage  $(V_{top})$  is applied to the Pt/Ti top electrode, and the larger area W via, which connects the smaller e-beam patterned heat plug through the bottom electrode underneath, is electrically grounded. Two different types of PCM devices are fabricated with different graphene sizes  $(D_G)$  as a comparison (inset).  $D_G$  is set at 1 μm, equal to  $D_{GST}$  for the control sample, while  $D_G$  varies with the effective contact diameter  $(D_G = D_{BE})$  for the G-PCM. (b) Cross-sectional HR-TEM image of the G-PCM device in the high-resistance state (HRS) with typical resistances of a few MΩ's and the effective contact size (the diameter of the columnar W heater plug)  $\sim 100$  nm. The TEM cannot resolve the subnanometer thick graphene; thus, its location is shown by an arrow at the a-GST (amorphous GST) interface with the W-plug. See Figure S5; some physical damage to the graphene is observed after the 10 nm GST film is sputtered on top.

on the adjacent materials.<sup>30</sup> Consequently, we insert a graphene layer at the interface between GST and metal (W) bottom electrode to confine heating of the PCM and form a novel graphene-PCM (G-PCM) device structure. The interfacial graphene layer is patterned by electron-beam lithography (EBL) to be as small as the effective contact area of the PCM. About 40% reduction in RESET current of the fabricated G-PCM structure is achieved with minimal increase in electrical contact resistance of the graphene, and high programming endurance is also maintained. This study demonstrates a practical electronic application of graphene as a thermal barrier for heat-sensitive devices and systems such as PCM.

In order to understand the thermal effect of the graphene layer, we first investigated the out-of-plane thermal resistance of Al (80 nm)/GST (10 nm)/graphene/SiO<sub>2</sub> (285 nm)/Si stacks by employing the time-domain thermoreflectance (TDTR) technique (see Figure 1a). TDTR is a well-established pump—probe technique, capable of measuring the cross-plane thermal conductivity of nanometer-thin films and thermal conductance per unit area across interfaces of particular interest<sup>27</sup> (see Supporting Information, Section 1 and Figure S1). Compared to control test structures without the graphene in the stack, the TDTR measurement with the graphene exhibited a slower


thermal response (Figure 1a), corresponding to an increased thermal boundary resistance (TBR). The inserted graphene layer and its interfaces added a TBR of  $32\pm10$  and  $44\pm3$  m<sup>2</sup>K/GW for graphene interfaces with as-deposited (amorphous) and annealed (fcc-crystalline phase) GST films, respectively, at room temperature. These values are remarkable, demonstrating how a subnanometer thin graphene can serve as an effective thermal barrier. This cross-plane TBR of the graphene is equivalent to the thermal resistance of a much thicker layer of 10-15 nm GST, while occupying negligible volume within an overall PCM bit.

Using the measured TBR values for the graphene and its interfaces, we also performed an electro-thermal COMSOL<sup>31</sup> analysis (see Figure 1b and Supporting Information Section 2) to assess how effective the graphene is as a thermal barrier in the practical PCM device structure. Temperature profiles were simulated for typical mushroom-type PCM structures, except that graphene of different sizes (of area  $D_{\rm G}^2$ , where  $D_{\rm G}$  is the dimension of the graphene) were inserted at the interface between the GST and the metal (W) heater. We compared the impact of different dimensions of the graphene interfacial layer in Figure 1b, in terms of the normalized RESET-programming current. Because the graphene has >100× higher in-plane

thermal conductivity than out-of-plane,  $^{26}$  its width affects the heating efficiency of the PCM cell. When the graphene covers a larger area, the efficiency in heating up the thin GST film (10 nm) becomes lower due to heat flow along the graphene lateral direction. It is therefore necessary to limit the inserted graphene layer in the PCM into a much smaller region than that of the GST layer on top. By doing so, one can more fully utilize the benefits of the graphene as a thermal barrier in the out-of-plane direction while minimizing the heat lost along the in-plane direction. The temperature profile in Figure S2 suggests that when the graphene is patterned as small as the W heater underneath ( $D_{\rm G}\approx 215~{\rm nm}$ ), the hottest region inside the active GST volume can reach as high as its melting temperature ( $T_{\rm melt}=900~{\rm K}$  in the simulation) with the lowest RESET current applied.

Based on the observations made in Figure 1a and b, we fabricated the novel G-PCM device structure (see Figure 2a and b), where the interfacial graphene thermal barrier enables an energy-efficient PCM design, as follows (see Figure S3 for the details of device fabrication). The 30 nm W layer is first electron-beam (e-beam) evaporated to serve as the bottom electrode, followed by 30 nm of SiO2 by plasma-enhanced chemical vapor deposition (PECVD). The 100 kV EBL is then applied to pattern the nanoscale via, and the subsequent processes of dry-etching the dielectric layer and filling via holes with e-beam evaporated W are precisely calibrated such that the surface of the W plug is nearly flush with the oxide surface (<10 nm) after lift-off (see Figure S4 for the top view SEM image of the e-beam patterned vias). A graphene layer purchased from Graphene Supermarket<sup>32</sup> is then transferred using a typical poly (methyl methacrylate) (PMMA) scaffold<sup>33</sup> and patterned by EBL to be as small as the bottom W heater electrode, i.e.,  $D_{\rm G}$  =  $D_{\rm BE}$ . The 10 nm GST is sputtered directly on top of the graphene layer (see Figure S5 for Raman data for graphene), followed by a TiN adhesion layer (10 nm), a Ti layer (10 nm), and Pt (30 nm) top electrode. As shown in the inset of Figure 2a, a control sample is separately prepared with the graphene patterned into a much larger area of  $D_G = D_{GST}$  and compared with the optimal design of the G-PCM with  $D_{\rm G}$  =  $D_{\rm BE}$ .

The typical threshold switching behavior of the fabricated G-PCM devices is presented in Figure 3 for a DC current sweep. Here G-PCM devices with  $D_G = D_{BE} = 100$  nm are compared with control PCM devices without graphene that have various bottom electrode contact sizes  $(D_{BE})$ . For both G-PCM and PCM, the large conductivity increase occurs at the voltage above the threshold point ( $V_{\rm T} \sim 5.5$  V), accompanied by a well-known voltage snap-back. The threshold switching is the key electrical process which enables current-induced phase change to occur in PCM devices. The fabricated G-PCM device shows similar DC threshold switching as the control PCM device of the same size (100 nm) without the graphene. One difference is that device-to-device variation of the low-resistance state (LRS) resistance ( $R_{LRS}$ ) after SET seems larger for the G-PCM device. R<sub>LRS</sub> of the G-PCM device varies from about 50 to 200 k $\Omega$  for the effective contact size of 100 nm, while that of the control PCM device of the same size ranges from 40 to 50  $k\Omega$ . Since the LRS resistance of the PCM is the sum of the resistances of the heater element (columnar W-plug), the phase-change material (GST), and various interfaces, the difference in the distribution of R<sub>LRS</sub> between the G-PCM and the PCM is attributed to the imperfect graphene interfaces. It is noteworthy that we successfully minimized the electrical contact resistance of graphene by (1) keeping the PMMA



**Figure 3.** SET threshold switching characteristics of fabricated PCM devices with different BE sizes of 200, 100, and 50 nm, and G-PCM devices with  $D_{\rm G}=D_{\rm BE}=100$  nm. Device-to-device variation in the low-resistance state (LRS) of G-PCM indicates that imperfect graphene interfaces (ostensibly arising from PMMA residues after graphene transfer and from the GST sputtering process) should be carefully treated to minimize the electrical contact resistance of graphene.

support layer fresh before graphene transfer and (2) optimizing the conditions for PMMA removal after graphene transfer, and for e-beam resist removal after graphene patterning. Additionally, other approaches may be implemented to further reduce contamination of the graphene surface. 34–37

Next, in order to explore the potential advantage of the GPCM in achieving lower RESET current ( $I_{\rm RESET}$ ), we compared the R-I (resistance vs current) switching characteristics of three different PCM devices fabricated in Figure 4: G-PCM with  $D_{\rm G}=D_{\rm BE}$ , PCM without the graphene, and control sample with  $D_{\rm G}=1~\mu{\rm m}$ . We first consider the typical R-I behavior of the conventional PCM device without the graphene. Programming currents with small pulse amplitudes (<0.5 mA) lead to the




Figure 4. RESET current reduction in the G-PCM device (with patterned graphene), compared with control samples without the graphene and with a wider graphene layer ( $D_{\rm G}=1~\mu{\rm m}$ ). The switching curves were obtained by applying a 10 ns/100 ns/10 ns (rise time/duration/fall time) voltage pulse with increasing voltage amplitude to the PCM top electrode, and monitoring the waveform through the 50  $\Omega$  internal resistance of the oscilloscope. All three types of PCM devices considered had the same bottom electrode size ( $D_{\rm BE}=200$  nm). About 40% decrease of  $I_{\rm RESET}$  in the G-PCM compared to the PCM without graphene, points to the enhanced confinement of heat by the inserted graphene layer at the interface. The G-PCM device with the smallest contact resistances (i.e., the smallest  $R_{\rm LRS}$ , comparable to that of the traditional PCM) was used in the pulsed switching experiment. The cycle-to-cycle distribution of  $I_{\rm RESET}$  for the 200 nm G-PCM is shown in Figure S7.




Figure 5. (a) Pulsed write/erase endurance characteristics and (b) cycle-to-cycle resistance distributions of the PCM control devices (without graphene) fabricated with varying BE sizes,  $D_{\rm BE} = 200$ , 100, and 50 nm. (c and d) Similar plots for the G-PCM devices with patterned graphene,  $D_{\rm G} = D_{\rm BE}$ . For electrical switching, voltage pulses of 1  $\mu$ s/100  $\mu$ s/1  $\mu$ s and 10 ns/50 ns/10 ns were applied for SET (write) and RESET (erase), respectively. Both types of devices can be switched up to  $10^5$  cycles, with an on/off resistance ratio between 30 and 100.

initial annealing of the active amorphous volume of the GST and the consequent decrease in the cell resistance. As the current increases and approaches the value of  $I_{RESET}$ , the meltand-quench of the critical volume results in an increase of the cell resistance, and the RESET transition occurs. The measured I<sub>RESET</sub> of about 2 mA for the 200 nm control PCM without graphene is in agreement with a trend line of the linear relationship between the RESET current and the effective contact area of the PCM (see Supporting Information Figure S6 for the measured  $I_{RESET}$  values as a function of the PCM bottom electrode size, for both PCM and G-PCM). It is significant that the PCM devices fabricated in this study require relatively low programming current densities (J<sub>RESET</sub>) of <7 MA/cm<sup>2</sup> (see the inset of Figure S6). Carefully designed PCM cell structures have been programmed typically at  $J_{RESET} \sim 10$  $MA/cm^{2.1}$ 

Compared with the control PCM without graphene, the G-PCM exhibits 40% smaller RESET programming current,  $I_{\rm RESET} \sim 1.2$  mA, although it has the same effective contact diameter,  $D_{\rm BE} \approx 200$  nm (see Figure S7 for the cycle-to-cycle distribution of measured  $I_{\rm RESET}$ ). As shown by our earlier measurements and simulations (Figure 1), this occurs because the interfacial graphene layer (patterned by EBL as small as the W heater plug) limits the generated heat from being dissipated through the plug into the bottom electrode of the PCM. The critical role of the inserted graphene layer as an effective thermal barrier is also supported by the fact that  $I_{\rm RESET}$  of the control sample (with  $D_{\rm G}=1~\mu{\rm m}$ , see Figure 2a) is similar to or a bit larger than that of the conventional PCM. If the observed  $I_{\rm RESET}$  reduction in the G-PCM resulted in part from added

series resistance of the graphene and its interfaces, the control sample would also have led to a smaller  $I_{\rm RESET}$  than the traditional PCM, as it also had the interfacial layer of graphene. Since the larger graphene in this control sample conducts more heat in the in-plane direction than the EBL patterned graphene in the G-PCM, it heats a larger GST volume on top, canceling out the advantage in  $I_{\rm RESET}$  reduction.

It should be noted that the G-PCM device used for the pulsed switching experiments in Figure 4 (and the one in Figure 5) had  $R_{\rm LRS}$  comparable to that of the PCM device without graphene. This is important, as the minimal electrical contact resistance due to graphene can rule out the possibility of increased Joule heating, and confirms our reasoning of graphene-assisted heat confinement as the physical source of the reduced  $I_{\rm RESET}$  in the G-PCM.

Another key challenge in utilizing low thermal conductivity thin films (thermal conductivity in the range of  $0.4-1.7~W~m^{-1}~K^{-1}$  for  $TiO_2$ ,  $C_{60}$ , and  $WO_3^{23-25}$ ) to engineer the interface between the phase-change material and the metal heater is the need to maintain the endurance of the integrated PCM device. Endurance characteristics have not been tested in many previous studies using interfacial thin films<sup>24,25</sup> or only a limited and degraded number of switching cycles have been reported. The difficulty arises from the fact that the thin film inserted at the phase-change material interface with the metal heater could participate in physical interactions (atom intermixing or alloying) with the adjacent phase-change atoms, as the interface is very hot during programming. In this regard, Figure 5, which displays the endurance characteristics and the resistance distributions for both PCM (Figure 5a)

and b) and G-PCM (Figure 5c and d) devices, is of great importance in verifying a functional G-PCM device. First, the G-PCM device shows excellent electrical performance, as compared with earlier studies using other thin films. We achieved good programming endurance of up to  $10^5$  cycles in the G-PCM, along with tight cycle-to-cycle resistance distributions and on/off resistance ratios of  $\sim 30$ ,  $\sim 60$ ,  $\sim 100$  for devices with  $D_{\rm BE} \approx 50$ , 100, and 200 nm, respectively. Second, it is interesting to note that the G-PCM did not exhibit any degradation in the memory window. The LRS resistance did not change even after the graphene insertion, owing to the minimal electrical contact resistance of graphene.

In general, the main cause to the endurance failure of PCM is the physical movement and segregation of phase-change atoms. 38,39 Graphene-inserted PCM may lead to higher endurance as compared to conventional structures because the graphene serves as a physical barrier 40,41 between the phasechange material and the metal heater, preventing atomic migration or material segregation that could occur at this interface during repeated programming cycles. However, in this work we did not observe improved endurance in devices with graphene at the interface; the endurance was limited to 10<sup>5</sup> cycles for both PCM and G-PCM devices for unidentified reasons which will be the focus of future work. Nevertheless, our study suggests that graphene is a good candidate for an interfacial material to improve the thermal efficiency of the PCM and possibly increases the endurance of the PCM as well. As an added advantage, the inserted graphene layer gives no degradation in electrical performance of the PCM while improving the thermal efficiency.

In summary, we have found that graphene is a uniquely suited material for interfacial thermal engineering of the PCM, as it is atomically thin and chemically inert due to strong sp carbon bonds. We experimentally demonstrated that grapheneinserted PCM devices consume less programming current (using lower power), with the best results obtained when the graphene was patterned to the same width as the bottom electrode. These devices showed 40% lower RESET current compared with traditional PCM devices of the same effective contact size, while still maintaining fast switching speed of sub-50 ns (for RESET), high programming endurance of up to 10<sup>5</sup> cycles, and good on/off resistance ratio between 30 and 100. The reduced  $I_{RESET}$  is attributed to the thermal boundary resistance of graphene and its interfaces, leading to improved thermal efficiency of the device by restricting heating within the active programming region of the PCM.

#### ASSOCIATED CONTENT

#### S Supporting Information

The Supporting Information is available free of charge on the ACS Publications website at DOI: 10.1021/acs.nanolett.5b02661.

Details of the TDTR (time—domain thermoreflectance) measurements, 3D finite-element (COMSOL) simulation, process flow for fabricating the G-PCM (grapheneinserted PCM) device, SEM image of the electron-beam patterned W plug and via, Raman spectroscopy for graphene, measured RESET current ( $I_{\rm RESET}$ ) as a function of the effective contact diameter of the PCM/G-PCM, and cycle-to-cycle distributions of measured  $I_{\rm RESET}$  for PCM and G-PCM devices (PDF)

#### AUTHOR INFORMATION

#### **Corresponding Authors**

\*C.A. E-mail: cyahn@stanford.edu.

\*H.-S.P.W. E-mail: hspwong@stanford.edu.

#### Notes

The authors declare no competing financial interest.

#### ACKNOWLEDGMENTS

This work is supported in part by the Office of the Director of National Intelligence (ODNI), Intelligence Advanced Research Projects Activity (IARPA) Trusted Integrated Circuits (TIC) Program (Program Directors: Dennis Polla and Carl McCants), Samsung Electronics, the Samsung GRO program, the member companies of Stanford Non-Volatile Memory Technology Research Initiative (NMTRI) affiliate program, Systems on Nanoscale Information Fabrics (SONIC) Center, one of six centers of Semiconductor Technology Advanced Research Network (STARnet), a Semiconductor Research Corporation (SRC) program sponsored by Microelectronics Advanced Research Corporation (MARCO) and Defense Advanced Research Projects Agency (DARPA), and the Air Force Office of Scientific Research (AFOSR).

#### REFERENCES

- (1) Wong, H.-S. P.; Raoux, S.; Kim, S.; Liang, J.; Reifenberg, J. P.; Rajendran, B.; Asheghi, M.; Goodson, K. E. Phase Change Memory. *Proc. IEEE* **2010**, *98*, 2201–2227.
- (2) Burr, G. W.; Breitwisch, M. J.; Franceschini, M.; Garetto, D.; Gopalakrishnan, K.; Jackson, B.; Kurdi, B.; Lam, C.; Lastras, L. A.; Padilla, A.; Rajendran, B.; Raoux, S.; Shenoy, R. S. Phase change memory technology. *J. Vac. Sci. Technol. B* **2010**, *28*, 223–262.
- (3) Jeyasingh, R.; Fong, S. W.; Lee, J.; Li, Z.; Chang, K.-W.; Mantegazza, D.; Asheghi, M.; Goodson, K. E.; Wong, H.-S. P. Ultrafast Characterization of Phase-Change Material Crystallization Properties in the Melt-Quenched Amorphous Phase. *Nano Lett.* **2014**, *14*, 3419–
- (4) Kang, M. J.; Park, T. J.; Kwon, Y. W.; Ahn, D. H.; Kang, Y. S.; Jeong, H.; Ahn, S. J.; Song, Y. J.; Kim, B. C.; Nam, S. W.; Kang, H. K.; Jeong, G. T.; Chung, C. H. PRAM cell technology and characterization in 20nm node size. *IEEE Int. Electron Devices Meet.* **2011**, 3.1.1–3.1.4.
- (5) Choi, Y.; Song, I.; Park, M.-H.; Chung, H.; Chang, S.; Cho, B.; Kim, J.; Oh, Y.; Kwon, D.; Jung, S.; Shin, J.; Rho, Y.; Lee, C.; Kang, M. G.; Lee, J.; Kwon, Y.; Kim, S.; Kim, J.; Lee, Y.-J.; Wang, Q.; Cha, S.; Ahn, S.; Horii, H.; Lee, J.; Kim, K.; Joo, H.; Lee, K.; Lee, Y.-T.; Yoo, J.; Jeong, G. A 20nm 1.8V 8Gb PRRAM with 40 MB/s Program Bandwidth. *IEEE Int. Solid-State Circuits Conference* 2012, 46–48.
- (6) Behnam, A.; Xiong, F.; Grosse, K. L.; Cappelli, A.; Hong, S.; Wang, N.; Bae, M.-H.; Dai, Y.; Liao, A. D.; Carrion, E. A.; Ielmini, D.; Piccinini, E.; Jacoboni, C.; King, W. P.; Pop, E. Sub-10 nm Scaling of Phase-Change Memory: Thermoelectric Physics, Carbon Nanotube and Graphene Electrodes. *Eur. Phase Change Ovonics Symp.* 2013, S6–05.
- (7) Liang, J.; Jeyasingh, R. G. D.; Chen, H.-Y.; Wong, H.-S. P. A 1.4  $\mu$ A Reset Current Phase Change Memory Cell with Integrated Carbon Nanotube Electrodes for Cross-Point Memory Application. *VLSI Technology Symp.* **2011**, 100–101.
- (8) Liang, J.; Jeyasingh, R. G. D.; Chen, H.-Y.; Wong, H.-S. P. An Ultra-Low Reset Current Cross-Point Phase Change Memory with Carbon Nanotube Electrodes. *IEEE Trans. Electron Devices* **2012**, *59*, 1155–1163.
- (9) Raoux, S.; Jordan-Sweet, J. L.; Kellock, A. J. Crystallization properties of ultrathin phase change films. *J. Appl. Phys.* **2008**, *103*, 114310
- (10) Xiong, F.; Bae, M.-H.; Dai, Y.; Liao, A. D.; Behnam, A.; Carrion, E. A.; Hong, S.; Ielmini, D.; Pop, E. Self-Aligned Nanotube-Nanowire Phase Change Memory. *Nano Lett.* **2013**, *13*, 464–469.

(11) Xiong, F.; Liao, A. D.; Estrada, D.; Pop, E. Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes. *Science* **2011**, 332, 568–570.

- (12) Chen, C.-F.; Schrott, A.; Lee, M. H.; Raoux, S.; Shih, Y. H.; Breitwisch, M.; Baumann, F. H.; Lai, E. K.; Shaw, T. M.; Flaitz, P.; Cheek, R.; Joseph, E. A.; Chen, S. H.; Rajendran, B.; Lung, H. L.; Lam, C. Endurance Improvement of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>-Based Phase Change Memory. *IEEE Int. Memory Workshop* **2009**, 1–2.
- (13) Lee, J.; Cho, S.; Ahn, D.; Kang, M.; Nam, S.; Kang, H.-K.; Chung, C. Scalable High-Performance Phase-Change Memory Employing CVD GeBiTe. *IEEE Electron Device Lett.* **2011**, 32, 1113–1115.
- (14) Zhu, M.; Xia, M.; Rao, F.; Li, X.; Wu, L.; Ji, X.; Lv, S.; Song, Z.; Feng, S.; Sun, H.; Zhang, S. One order of magnitude faster phase change at reduced power in Ti-Sb-Te. *Nat. Commun.* **2014**, *5*, 4086.
- (15) Friedrich, I.; Weidenhof, V.; Njoroge, W.; Franz, P.; Wuttig, M. Structural transformations of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> films studied by electrical resistance measurements. *J. Appl. Phys.* **2000**, *87*, 4130–4134.
- (16) Jeong, T. H.; Kim, M. R.; Seo, H.; Kim, S. J.; Kim, S. Y. Crystallization behavior of sputter-deposited amorphous Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> thin films. *J. Appl. Phys.* **1999**, *86*, 774–778.
- (17) Simpson, R. E.; Fons, P.; Kolobov, A. V.; Fukaya, T.; Krbal, M.; Yagi, T.; Tominaga, J. Interfacial phase-change memory. *Nat. Nanotechnol.* **2011**, *6*, 501–505.
- (18) Takaura, N.; Ohyanagi, T.; Kitamura, M.; Tai, M.; Kinoshita, M.; Akita, K.; Morikawa, T.; Kato, S.; Araidai, M.; Kamiya, K.; Yamamoto, T.; Shiraishi, K. Charge Injection Super-Lattice Phase Change Memory for Low Power and High Density Storage Device Applications. VLSI Technology Symp. 2013, T130—T131.
- (19) Morikawa, T.; Akita, K.; Ohyanagi, T.; Kitamura, M.; Kinoshita, M.; Tai, M.; Takaura, N. A Low Power Phase Change Memory Using Low Thermal Conductive Doped-Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> with Nano-Crystalline Structure. *IEEE Int. Electron Devices Meet.* **2012**, 31.4.1–31.4.4.
- (20) Hwang, Y. N.; Lee, S. H.; Ahn, S. J.; Lee, S. Y.; Ryoo, K. C.; Hong, H. S.; Koo, H. C.; Yeung, F.; Oh, J. H.; Kim, H. J.; Jeong, W. C.; Park, J. H.; Horii, H.; Ha, Y. H.; Yi, J. H.; Koh, G. H.; Jeong, G. T.; Jeong, H. S.; Kim, K. Writing current reduction for high-density phase-change RAM. *IEEE Int. Electron Devices Meet.* **2003**, 37.1.1–37.1.4.
- (21) Wu, J. Y.; Breitwisch, M.; Kim, S.; Hsu, T. H.; Cheek, R.; Du, P. Y.; Li, J.; Lai, E. K.; Zhu, Y.; Wang, T. Y.; Cheng, H. Y.; Schrott, A.; Joseph, E. A.; Dasaka, R.; Raoux, S.; Lee, M. H.; Lung, H. L.; Lam, C. A Low Power Phase Change Memory Using Thermally Confined TaN/TiN Bottom Electrode. *IEEE Int. Electron Devices Meet.* 2011, 3.2.1–3.2.4.
- (22) Sood, A.; Eryilmaz, S. B.; Jeyasingh, R.; Cho, J.; Asheghi, M.; Wong, H.-S. P.; Goodson, K. E. Thermal characterization of nanostructured superlattices of TiN/TaN: Applications as electrodes in Phase Change Memory. *IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems* **2014**, 765–770.
- (23) Song, S.; Song, Z.; Peng, C.; Gao, L.; Gu, Y.; Zhang, Z.; Lv, Y.; Yao, D.; Wu, L.; Liu, B. Performance improvement of phase-change memory cell using AlSb<sub>3</sub>Te and atomic layer deposition TiO<sub>2</sub> buffer layer. *Nanoscale Res. Lett.* **2013**, *8*, 77.
- (24) Kim, C.; Suh, D.-S.; Kim, K. H. P.; Kang, Y.-S.; Lee, T.-Y.; Khang, Y.; Cahill, D. G. Fullerene thermal insulation for phase change memory. *Appl. Phys. Lett.* **2008**, *92*, 013109.
- (25) Rao, F.; Song, Z.; Gong, Y.; Wu, L.; Feng, S.; Chen, B. Programming voltage reduction in phase change memory cells with tungsten trioxide bottom heating layer/electrode. *Nanotechnology* **2008**, *19*, 445706.
- (26) Pop, E.; Varshney, V.; Roy, A. K. Thermal properties of graphene: Fundamentals and applications. *MRS Bull.* **2012**, *37*, 1273–1281.
- (27) Guzman, P. A. V.; Sood, A.; Mleczko, M. J.; Wang, B.; Wong, H.-S. P.; Nishi, Y.; Asheghi, M.; Goodson, K. E. Cross Plane Thermal Conductance of Graphene-Metal Interfaces. *IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems* **2014**, 1385–1389.

- (28) Koh, Y. K.; Bae, M.-H.; Cahill, D. G.; Pop, E. Heat Conduction across Monolayer and Few-Layer Graphenes. *Nano Lett.* **2010**, *10*, 4363–4368.
- (29) Mak, K. F.; Lui, C. H.; Heinz, T. F. Measurement of the thermal conductance of the graphene/SiO<sub>2</sub> interface. *Appl. Phys. Lett.* **2010**, *97*, 221904.
- (30) Ong, Z.-Y.; Fischetti, M. V.; Serov, A. Y.; Pop, E. Signatures of dynamic screening in interfacial thermal transport of graphene. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2013**, *87*, 195404.
- (31) COMSOL Multiphysics, http://www.comsol.com/comsolmultiphysics/.
- (32) Graphene Supermarket, https://graphene-supermarket.com/.
- (33) Lee, S.; Lee, K.; Liu, C. H.; Zhong, Z. Homogeneous bilayer graphene film based flexible transparent conductor. *Nanoscale* **2012**, *4*, 639–644
- (34) Goossens, A. M.; Calado, V. E.; Barreiro, A.; Watanabe, K.; Taniguchi, T.; Vandersypen, L. M. K. Mechanical cleaning of graphene. *Appl. Phys. Lett.* **2012**, *100*, 073110.
- (35) Cheng, Z.; Zhou, Q.; Wang, C.; Li, Q.; Wang, C.; Fang, Y. Toward Intrinsic Graphene Surfaces: A Systematic Study on Thermal Annealing and Wet-Chemical Treatment of SiO<sub>2</sub>-Supported Graphene Devices. *Nano Lett.* **2011**, *11*, 767–771.
- (36) Lim, Y.-D.; Lee, D.-Y.; Shen, T.-Z.; Ra, C.-H.; Choi, J.-Y.; Yoo, W. J. Si-Compatible Cleaning Process for Graphene Using Low-Density Inductively Coupled Plasma. *ACS Nano* **2012**, *6*, 4410–4417.
- (37) Wood, J. D.; Doidge, G. P.; Carrion, E. A.; Koepke, J. C.; Kaitz, J. A.; Datye, I.; Behnam, A.; Hewaparakrama, J.; Aruin, B.; Chen, Y.; Dong, H.; Haasch, R. T.; Lyding, J. W.; Pop, E. Annealing free, clean graphene transfer using alternative polymer scaffolds. *Nanotechnology* **2015**, *26*, 055302.
- (38) Park, J.-B.; Park, G.-S.; Baik, H.-S.; Lee, J.-H.; Jeong, H.; Kim, K. Phase-Change Behavior of Stoichiometric Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> in Phase-Change Random Access Memory. *J. Electrochem. Soc.* **2007**, *154*, H139—H141.
- (39) Nam, S.-W.; Lee, D.; Kwon, M.-H.; Kang, D.; Kim, C.; Lee, T.-Y.; Heo, S.; Park, Y.-W.; Lim, K.; Lee, H.-S.; Wi, J.-S.; Yi, K.-W.; Khang, Y.; Kim, K.-B. Electric-field-induced mass movement of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> in bottleneck geometry line structures. *Electrochem. Solid-State Lett.* **2009**, *12*, H155–H159.
- (40) Chen, S.; Brown, L.; Levendorf, M.; Cai, W.; Ju, S.-Y.; Edgeworth, J.; Li, X.; Magnuson, C. W.; Velamakanni, A.; Piner, R. D.; Kang, J.; Park, J.; Ruoff, R. S. Oxidation Resistance of Graphene-Coated Cu and Cu/Ni Alloy. *ACS Nano* **2011**, *5*, 1321–1327.
- (41) Bunch, J. S.; Verbridge, S. S.; Alden, J. S.; van der Zande, A. M.; Parpia, J. M.; Craighead, H. G.; McEuen, P. L. Impermeable Atomic Membranes from Graphene Sheets. *Nano Lett.* **2008**, *8*, 2458–2462.

# SUPPORTING INFORMATION FOR

# Energy-Efficient Phase-Change Memory with Graphene as a Thermal Barrier

Chiyui Ahn<sup>1</sup>, Scott W. Fong<sup>1</sup>, Yongsung Kim<sup>2</sup>, Seunghyun Lee<sup>1</sup>, Aditya Sood<sup>3,4</sup>, Christopher M. Neumann, Mehdi Asheghi<sup>3</sup>, Kenneth E. Goodson<sup>3</sup>, Eric Pop<sup>1</sup>, and H.-S. Philip Wong<sup>1</sup>

Corresponding authors: Chiyui Ahn, email: <a href="mailto:cyahn@stanford.edu">cyahn@stanford.edu</a>; H.-S. Philip Wong, email: <a href="mailto:hspwong@stanford.edu">hspwong@stanford.edu</a>

## 1. Details of the TDTR (time-domain thermoreflectance) measurements

We performed TDTR measurements [1]-[2] on the stack of Al (80 nm)/GST (10 nm)/graphene/SiO $_2$  (285 nm)/Si structures (Figure S1) to assess the impact of the graphene inserted at the interface between GST and SiO $_2$ . Our TDTR setup is built around a 9 ps mode-locked Nd:YVO $_4$  laser source which emits pulses at 1064 nm wavelength with a repetition rate of 82 MHz. The pump beam is amplitude modulated at a frequency  $f_{mod} = 4$  MHz, and converted to 532 nm with a periodically poled lithium niobate crystal. The Al capping layer of the test structure acts as an optothermal transducer, converting pump optical pulses into heat that travels through the film of interest. The thermal decay profile due to this downward diffusion of heat is measured by monitoring the reflectivity of the top Al layer using time-delayed probe pulses (0 to 3.5 ns).

We measure the in-phase ( $V_{in}$ ) and out-of-phase ( $V_{out}$ ) components of the reflected probe intensity demodulated at  $f_{mod}$  using a lock-in amplifier. In these experiments, the pump and probe beams are focused onto the sample with  $1/e^2$  spot diameters of 10  $\mu$ m and 6  $\mu$ m, respectively. We fit the time-series of  $-V_{in}/V_{out}$  data (Figure 1a) to a three-dimensional (3D) thermal model that numerically solves the heat conduction equation taking into account effects due to pulse accumulation and radial spreading [3]-[4].

We perform measurements on samples with and without the graphene inserted at the GST/SiO<sub>2</sub> interface. Using data from control samples without the graphene, we extract the thermal conductivities of the GST film in the as-deposited amorphous and fcc annealed (at 160 °C for 1 hour) crystalline states. These values are  $k_a = 0.21 \pm 0.02$  and  $k_c = 0.33 \pm 0.03$  (Wm<sup>-1</sup>K<sup>-1</sup>) for the amorphous and fcc crystalline GST, respectively, in reasonable agreement with reported values from literature [5]-[6].

The known thermal parameters at room temperature are assumed in the fitting as follows.

<sup>&</sup>lt;sup>1</sup>Department of Electrical Engineering, Stanford University, Stanford, CA 94305, U.S.A.


<sup>&</sup>lt;sup>2</sup>Samsung Advanced Institute of Technology (SAIT), Samsung Electronics, Suwon, 443-803, South Korea

<sup>&</sup>lt;sup>3</sup>Department of Mechanical Engineering, Stanford University, Stanford, CA 94305, U.S.A.

<sup>&</sup>lt;sup>4</sup>Department of Materials Science and Engineering, Stanford University, Stanford, CA 94305, U.S.A.

- Thermal conductivity of Al: 110 (Wm<sup>-1</sup>K<sup>-1</sup>)
- Thermal conductivity of SiO<sub>2</sub>: 1.38 (Wm<sup>-1</sup>K<sup>-1</sup>)
- Specific heat of GST:  $1.2 \times 10^6 \, (Jm^{-3}K^{-1})$  [7]

Having measured the thermal conductivities of the GST films, we then extract the thermal boundary resistance (TBR) at the GST/graphene/SiO<sub>2</sub> interface by measuring the samples with the inserted graphene; the TBR is found to be  $32 \pm 10$  and  $44 \pm 3$  (m<sup>2</sup>K/GW) for graphene interfaces with as-deposited (amorphous) and annealed (fcc crystalline) GST films, respectively, at room temperature. These values indicate the increase in overall TBR introduced by the graphene (i.e., the two different interfaces of GST/graphene and graphene/SiO<sub>2</sub> are not distinguishable). TBR for the initial GST/SiO<sub>2</sub> interface measured for fcc-phase GST in our previous work [8] is  $24 \pm 10$  (m<sup>2</sup>K/GW), and thus inserting the graphene (doubling the number of interfaces) increases the effective TBR to be more than doubled.



**Figure S1.** Films stacks for TDTR measurements. GST and aluminum (Al) were DC-sputtered and evaporated using a shadow mask, respectively.


## 2. 3D finite-element (COMSOL) simulation

The thermal and electrical physics of the phase-change memory (PCM) devices are modeled with three-dimensional (3D) finite-element simulations, to generate temperature profiles inside the mushroom-type PCM structure. The out-of-plane electrical resistivities of graphene interfaces are set such that the graphene-inserted PCM (G-PCM) is calibrated to the experimental value of R<sub>LRS</sub> (resistance in low-resistance state). A constant current is driven as a simulation input to the top electrode, and the Joule-heating is used to determine the heat generation throughout the structure. The heat flow is modeled using Fourier's law, with thermal conductivities of relevant materials as listed in the following (in Wm<sup>-1</sup>K<sup>-1</sup>).

- SiO<sub>2</sub>: 1.38, W: 50, TiN: 10, Pt: 30, GST (amorphous): 0.2, GST (crystalline): 0.4
- Graphene: 1000 (in-plane)


It should be noted that for a 30 nm e-beam evaporated Pt film, the thermal conductivity of 30 Wm<sup>-1</sup>K<sup>-1</sup> is used in the simulation, instead of the value for a bulk Pt [9].

Additionally, the TBRs are added for graphene interfaces, using the data obtained from the TDTR measurements described above. The simulation taking the effect of increased TBRs by graphene interfaces into account (Figure 1b) predicts almost exactly what we have measured ( $\sim$ 40% reduction in  $I_{RESET}$ ).



**Figure S2.** Temperature profile of the G-PCM where the graphene ( $D_G \sim D_{B.E.}$ ) is placed at the interface between the GST and the W heater plug. As heat is confined and isolated by the thermally resistive graphene layer at the interface, the maximum temperature of GST as high as its melting temperature ( $T_{melt}$ ,  $\sim 900 \text{ K}$ ) is achieved with minimal RESET current applied.

#### 3. Process flow for fabricating the G-PCM device




**Figure S3.** (a) First, a 30 nm-thick SiO<sub>2</sub> layer is grown by the PE-CVD technique at 300 °C on top of the e-beam evaporated W substrate. The 30 nm W underneath serves as a bottom electrode (B.E.) that connects the W heater plug in the active device region to the larger-area W via. (b) The 100 kV e-beam lithography (EBL, JEOL 6300 FS) patterns the sub-200 nm via holes, by using the ZEP 520A positive e-beam resist. The subsequent dry-etching of the SiO<sub>2</sub> is made by an ICP (inductively coupled plasma) etch system in CHF<sub>3</sub> and Ar atmosphere. The ZEP e-beam resist is removed by lift-off, after the e-beam

evaporated W fills up the nano-sized via hole. The process of filling the via with e-beam evaporated W metal is precisely calibrated such that the surface of the metal plug is nearly flush with the oxide surface (< 10 nm gap) after lift-off. (c) 1 × 1 inch pieces of *single-layer* (3 Å) graphene film (purchased from Graphene Supermarket [10]) are then transferred onto the substrate. (d) For the control sample, a stack of TiN (10 nm) / GST (10 nm) films is in-situ deposited in an ultra-high vacuum (UHV, base pressure of <  $10^{-8}$  Torr) sputtering chamber, and it is patterned to be about 1  $\mu$ m<sup>2</sup> by either dry-etching or lift-off techniques. (e) The O<sub>2</sub> plasma etches out the graphene outside the active region. The top electrode is 10 nm Ti (above the TiN), followed by 30 nm Pt on top. For the G-PCM sample, as shown in (d) and (e) highlighted in red, the transferred graphene layer is directly patterned by the EBL using the ma-N 2403 negative tone e-beam resist. To keep the graphene surface relatively clean after the e-beam resist removal, we deposit GST followed by TiN capping by in-situ sputtering, then the Ti and finally Pt layers for the top electrode by e-beam evaporation.

#### **Graphene transfer process**


One side of the graphene sample (on a copper substrate) is first spin-coated with a PMMA solution (molecular weight of 950k g/mol and 2% by volume dissolved in Anisole) and carefully cured at 120 °C for 60 secs. The coated PMMA layer serves as a physical support. The graphene on the back side is removed by O<sub>2</sub> plasma for 30 secs at 50 W (otherwise, the backside graphene will hinder the Cu etch process). The copper substrate under the graphene film is then etched out in an Iron (III) Nitrate (Sigma Aldrich) solution (0.05 g/ml). The sample is left in the solution for at least 12 hours to completely dissolve away the copper layer. The transfer process onto the device is finally done in deionized water, and the PMMA layer on top of the graphene is removed with heated Acetone (soaking for about 2 hours). It is important to keep the PMMA layer fresh for complete removal of PMMA residue and consequently minimizing the electrical contact resistance of graphene.

#### 4. SEM image of the e-beam patterned W plug and via




**Figure S4.** Scanning electron microscope (SEM) top-view image of the e-beam patterned W plug and via. The two small features at the top indicate the nano-sized via holes (ranging from 200 nm down to 50 nm), which are filled up with the e-beam evaporated W to act as a heater plug in the PCM cell. The larger W via at the bottom is directly connected to the bottom electrode underneath, which is grounded for electrical measurements. Image is taken at 5 kV acceleration voltage in the FEI Nova NanoSEM 450.

#### 5. Raman spectroscopy data



**Figure S5.** Raman spectroscopy of graphene for (a) before and (b) after the 10 nm GST is sputtered on top. The technique of Raman spectroscopy is a well-established characterization tool used to analyze a variety of carbon materials including graphene [11]. The graphene samples (both without and with the GST) were measured using a WiTec 500 AFM/micro-Raman Scanning Microscope (with wavelength of 532 nm). In (a), the ratio of 2D to G peak intensities is about 1.2, suggesting a good coverage of the graphene and possibility that our sample is a mix of monolayer and bilayer, and the low D to G ratio further indicates that the graphene film used in this study had a low defect level. In (b), the increased D to G peak ratio suggests some physical damage to the graphene after the 10 nm GST film is sputtered on top. However, the stack of GST/graphene/SiO<sub>2</sub> maintains the G and 2D band character of graphene.


## 6. Reset current trend



**Figure S6.** Measured RESET current (I<sub>RESET</sub>) as a function of the effective contact diameter of the PCM, shown together with the (dashed) trend line from ITRS 2009 [12] and literature [13]. Our measured data points (symbols) follow the general trend line with reasonable agreement, for both traditional PCM (solid

black square) and G-PCM (hollow red star) devices. The G-PCM gives a benefit of about 40% reduction in RESET programming current and energy. The inset shows that G-PCM devices in this study can be programmed at relatively low current densities of < 5 MA/cm<sup>2</sup>.

# 7. Cycle-to-cycle distributions of measured RESET current



**Figure S7.** Cycle-to-cycle distributions of measured  $I_{RESET}$  for PCM devices of varying sizes and the G-PCM with 200 nm contact width. The fabricated G-PCM device shows a clear reduction in RESET current, compared with the PCM of the same size;  $I_{RESET}$  for the 200 nm G-PCM is  $1.45 \pm 0.18$  mA, with a distribution that does not overlap much with that for the conventional 200 nm PCM device.

# References

- [1] Guzman, P. A. V.; Sood, A.; Mleczko, M. J.; Wang, B.; Wong, H.-S. P.; Nishi, Y.; Asheghi, M.; Goodson, K. E. Cross Plane Thermal Conductance of Graphene-Metal Interfaces. *IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems* **2014**, 1385-1389.
- [2] Sood, A.; Rowlette, J. A.; Caneau, C. G.; Bozorg-Grayeli, E.; Asheghi, M.; Goodson, K. E. Thermal conduction in lattice-matched superlattices of InGaAs/InAlAs. *Appl. Phys. Lett.* **2014**, 105, 051909.
- [3] Feldman, A. Algorithm for solutions of the thermal diffusion equation in a stratified medium with a modulated heating source. *High Temp. Press.* **1999**, 31, 293-298.
- [4] Cahill, D. G. Analysis of heat flow in layered structures for time-domain thermoreflectance. *Rev. Sci. Instrum.* **2004**, 75, 5119-5122.
- [5] Lyeo, H.-K.; Cahill, D. G.; Lee, B.-S.; Abelson, J. R.; Kwon, M.-H.; Kim, K.-B.; Bishop, S. G.; Cheong, B.-K. Thermal conductivity of phase-change material Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>. *Appl. Phys. Lett.* **2006**, 89, 151904.
- [6] Giraud, V.; Cluzel, J.; Sousa, V.; Jacquot, A.; Dauscher, A.; Lenoir, B.; Scherrer, H.; Romer, S. Thermal characterization and analysis of phase change random access memory. *J. Appl. Phys.* **2005**, 98, 013520.
- [7] Bozorg-Grayeli, E.; Reifenberg, J. P.; Asheghi, M.; Wong, H.-S. P.; Goodson, K. E. Thermal Transport in Phase Change Memory Materials. *Annual Review of Heat Transfer* **2013**, 16, 397-428.

- [8] Lee, J.; Bozorg-Grayeli, E.; Kim, S.; Asheghi, M.; Wong, H.-S. P.; Goodson, K. E. Phonon and electron transport through Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> films and interfaces bounded by metals. *Appl. Phys. Lett.* **2013**, 102, 191911.
- [9] Zhang, X.; Xie, H.; Fujii, M.; Ago, H.; Takahashi, K.; Ikuta, T.; Abe, H.; Shimizu, T. Thermal and electrical conductivity of a suspended platinum nanofilm. *Appl. Phys. Lett.* **2005**, 86, 171912.
- [10] Graphene Supermarket, <a href="https://graphene-supermarket.com/">https://graphene-supermarket.com/</a>.
- [11] Ferrari, A. C.; Meyer, J. C.; Scardaci, V.; Casiraghi, C.; Lazzeri, M.; Mauri, F.; Piscanec, S.; Jiang, D.; Novoselov, K. S.; Roth, S.; Geim, A. K. Raman Spectrum of Graphene and Graphene Layers. *Phys. Rev. Lett.* **2006**, 97, 187401.
- [12] International Technology Roadmap for Semiconductors (ITRS), **2009**. [Online]. Available: <a href="http://public.itrs/net/">http://public.itrs/net/</a>.
- [13] Wong, H.-S. P.; Raoux S.; Kim, S.; Liang, J.; Reifenberg, J. P.; Rajendran, B.; Asheghi, M.; Goodson, K. E. Phase Change Memory. *Proc. IEEE* **2010**, 98, 2201-2227.