

# Two-Fold Reduction of Switching Current Density in Phase Change Memory Using $\text{Bi}_2\text{Te}_3$ Thermoelectric Interfacial Layer

Asir Intisar Khan<sup>1</sup>, Graduate Student Member, IEEE, Heungdong Kwon, Raisul Islam<sup>1</sup>, Member, IEEE, Christopher Perez, Michelle E. Chen, Mehdi Asheghi, Member, IEEE, Kenneth E. Goodson, Fellow, IEEE, H.-S. Philip Wong<sup>1</sup>, Fellow, IEEE, and Eric Pop<sup>1</sup>, Senior Member, IEEE

**Abstract**—High switching current density has been a key bottleneck for phase change memory (PCM) technology. Here, we demonstrate interfacial thermoelectric heating (TEH) as a promising way of tackling this challenge. We use TEH induced by a thin  $\text{Bi}_2\text{Te}_3$  interfacial layer to demonstrate  $\sim 2\times$  reduction of reset current density ( $J_{\text{reset}}$ ) and power ( $P_{\text{reset}}$ ) compared to control PCM devices based on  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  (GST). Measurements of polarity-dependent reset current and power in well-cycled devices reveal the strong TEH caused by the  $\text{Bi}_2\text{Te}_3$  interfacial layer. The TEH origin of  $J_{\text{reset}}$  reduction is further confirmed by electro-thermal simulations. Such TEH-engineered PCM devices are scalable with the bottom electrode diameter and thus could be promising for high density data storage applications.

**Index Terms**—Phase change memory, interfacial thermoelectric engineering, reset current density reduction.

## I. INTRODUCTION

PHASE change memory has shown promise for storage-class applications due its fast switching speed, good resistance window, and scalability [1], [2]. PCM also offers nonvolatility and longer write endurance than flash memory [1], [2]. However, concerns remain over its relatively high reset current density ( $J_{\text{reset}}$ ) and power ( $P_{\text{reset}}$ ), both for data storage and emerging applications such as neuromorphic computing [1]–[3]. In addition, the reset current ( $I_{\text{reset}}$ ) of PCM must be provided by selector devices in a memory array. As a result, the selectors need to have larger area,

limiting storage density [1], [4]. Hence, reduction of  $J_{\text{reset}}$  is essential for high density data storage [2], [5]. In a PCM cell, data are encoded as the resistance change of a phase change material (like  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , or GST) contacted by a top and bottom electrode (BE). Resistive heating induced by the BE can reversibly transform the GST between amorphous (high-resistance) and crystalline (low-resistance) states. Reducing the BE diameter reduces  $I_{\text{reset}}$ , but  $J_{\text{reset}}$  does not decrease unless the heating efficiency is improved [2], [4], [6].

Heating efficiency could be improved with better thermal insulation of the PCM cell [7], [8], or by improving the heating process itself. Commonly, the latter only relies on Joule heating, however thermoelectric heating (TEH) could also be introduced, especially because GST itself has a non-negligible, positive Seebeck coefficient ( $S_p$ ) [9], [10]. Hence, utilization and enhancement of this TEH effect can decrease the requirement of large  $J_{\text{reset}}$  in PCM [10]. Several previous studies have modeled and characterized TEH in GST [10]–[12]. Also, by using a polysilicon BE instead of a TiN BE, a moderate  $\sim 25\%$  reduction of  $I_{\text{reset}}$  has been experimentally demonstrated due to TEH [13], further inspiring such work.

Here we show a  $\sim 2\times$  reduction of  $J_{\text{reset}}$  in mushroom-cell PCM with TEH induced by a thin  $\text{Bi}_2\text{Te}_3$  interfacial layer at the BE interface.  $\text{Bi}_2\text{Te}_3$  is a thermoelectric material with significant but negative  $S_n$  [14]–[16], which amplifies the TEH effect at the  $\text{Bi}_2\text{Te}_3/\text{GST}$  interface due to the difference in their Seebeck coefficients, thus improving the overall heating efficiency. Polarity-dependent experiments and simulations further confirm the TEH effect arising from interfacial engineering to reduce  $J_{\text{reset}}$  and  $P_{\text{reset}}$  at similar voltage, while maintaining scalability with the BE diameter.

## II. DEVICE FABRICATION AND MEASUREMENT

Figs. 1(a,b) show the schematic and the cross-sectional scanning electron microscope (SEM) images of our  $\text{Bi}_2\text{Te}_3/\text{GST}$  PCM devices with  $\sim 4$  nm  $\text{Bi}_2\text{Te}_3$  and  $\sim 50$  nm GST thickness, here on a  $\sim 150$  nm diameter TiN BE. Before sputter depositing  $\sim 4$  nm polycrystalline  $\text{Bi}_2\text{Te}_3$  at room temperature (RT), we clean the BE surface *in situ* with Ar ions to remove native  $\text{TiO}_x$  [8], then we anneal at  $180^\circ\text{C}$  for 30 minutes. We subsequently sputter 50 nm GST and then  $\sim 10$  nm TiN capping layer at RT, all without breaking vacuum. Next, we pattern and dry etch the device region followed by the fabrication of top electrode (TiN/Pt) using sputtering. For set and reset programming, we use 1/20/300 ns and 1/20/1 ns rise/width/fall pulses, respectively,

Manuscript received September 22, 2020; accepted September 29, 2020. Date of publication October 13, 2020; date of current version October 23, 2020. This work was supported in part by the Stanford Non-Volatile Memory Technology Research Initiative (NMTRI) and in part by nCORE through the Semiconductor Research Corporation Program sponsored by the National Institute of Standards and Technology (NIIST). The review of this letter was arranged by Editor G. Han. (Heungdong Kwon and Raisul Islam contributed equally to this work.) (Corresponding author: Eric Pop.)

Asir Intisar Khan, H.-S. Philip Wong, and Eric Pop are with the Department of Electrical Engineering, Stanford University, Stanford, CA 94305 USA (e-mail: epop@stanford.edu).


Heungdong Kwon, Christopher Perez, Mehdi Asheghi, and Kenneth E. Goodson are with the Department of Mechanical Engineering, Stanford University, Stanford, CA 94305 USA.

Raisul Islam is with the Department of Electrical Engineering, Stanford University, Stanford, CA 94305 USA, and also with Intermolecular, a unit of Merck KGaA, Darmstadt, Germany, CA 95134 USA.

Michelle E. Chen is with the Department of Materials Science and Engineering, Stanford University, Stanford, CA 94305 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2020.3028271



**Fig. 1.** Device Structure and Electrical Measurement: (a) Schematic of the PCM device with 4 nm thin  $\text{Bi}_2\text{Te}_3$  layer and 50 nm GST. (b) SEM cross-section of a fabricated device. Read resistance vs. current (c) for multiple devices (with  $\sim 150$  nm BE diameter) showing the reset current ( $I_{\text{reset}}$ ) reduction when  $\text{Bi}_2\text{Te}_3$  layer is present. (d)  $I_{\text{reset}}$  reduction with BE diameter in  $\text{Bi}_2\text{Te}_3/\text{GST}$ .


and measurement details were further described in [8]. Unless stated otherwise, all measurements reported here were done after cycling the devices 3000 times to ensure reliable and consistent operation.

### III. RESULTS AND DISCUSSION


**Fig. 1(c)** displays resistance ( $R$ ) vs. current ( $I$ ) for multiple devices with  $\sim 150$  nm BE diameter, showing  $\sim 2\times$  lower  $I_{\text{reset}}$  for  $\text{Bi}_2\text{Te}_3/\text{GST}$  vs. control GST devices. **Fig. 1(d)** shows  $I_{\text{reset}}$  of our devices scales with the BE diameter (here from  $\sim 100$  to  $\sim 300$  nm), demonstrating the scalability [4] of this technology.

Examining the reset current density in **Fig. 2(a)** reveals that  $J_{\text{reset}}$  for our mushroom-type  $\text{Bi}_2\text{Te}_3/\text{GST}$  is  $\sim 10$   $\text{MA}/\text{cm}^2$ , half that of a control GST device ( $\sim 20$   $\text{MA}/\text{cm}^2$ , typical for GST in this configuration [4], [8]). **Figs. 2(b,c)** show  $\text{Bi}_2\text{Te}_3/\text{GST}$  devices switch at similar voltage and thus  $\sim 2\times$  lower  $P_{\text{reset}}$  compared to GST control devices. **Fig. 2(d)** reveals that  $\text{Bi}_2\text{Te}_3/\text{GST}$  devices can maintain  $\geq 10\times$  resistance ratio for  $\geq 10^5$  cycles. **Fig. 2(e)** shows the stability of the  $\text{Bi}_2\text{Te}_3/\text{GST}$  devices, as the  $\sim 2\times$  reduction in  $I_{\text{reset}}$  is maintained even after  $10^4$  switching cycles. We also find  $\sim 40\%$  less resistance drift ( $\nu$  = resistance drift coefficient) compared to control GST PCM devices [**Fig. 2(f)**], thereby projecting larger retention in the  $\text{Bi}_2\text{Te}_3/\text{GST}$  devices.

Next, we perform polarity dependent measurements (NP = normal polarity, RP = reverse polarity) with  $\text{Bi}_2\text{Te}_3/\text{GST}$  and control GST devices, as shown in **Figs. 3(a,b)**. While Joule heating is always positive, the thermoelectric effect is expected to switch sign when the current direction is reversed *i.e.* from TEH in NP to cooling in RP [10]. As shown in **Fig. 3(c)**,  $\text{Bi}_2\text{Te}_3/\text{GST}$  devices require  $\sim 2\times$  lower  $I_{\text{reset}}$  in NP vs. RP operation, a direct consequence of the thermoelectric effect at the  $\text{Bi}_2\text{Te}_3$  ( $n$ -type) to GST ( $p$ -type) interface. Crystalline GST has  $S_p > 0$  ( $\approx 40$  to  $100$   $\mu\text{V}/\text{K}$  from RT to  $200^\circ\text{C}$ ) [9], [10], [13], whereas  $\text{Bi}_2\text{Te}_3$  films have large  $S_n < 0$  ( $\approx -200$   $\mu\text{V}/\text{K}$  to  $-150$   $\mu\text{V}/\text{K}$  from RT to  $200^\circ\text{C}$ ) [15]. The sign of the Seebeck coefficient indicates if the charge current flows in the same or opposite direction as the heat carried by holes or electrons, respectively. In addition, it is the *difference* in Seebeck coefficient ( $\Delta S = S_p - S_n$ ) which drives an interfacial thermoelectric heating or cooling effect [10], [17].  $|S_n|$  is expected to increase for thinner layers




**Fig. 2.** Electrical Analysis: Measured DC resistance vs. reset (a) current density, (b) voltage, (c) power for PCM devices with and without  $\text{Bi}_2\text{Te}_3$  interfacial layer (all with  $\sim 150$  nm BE diameter).  $J_{\text{reset}}$  and  $P_{\text{reset}}$  are reduced by  $\sim 2\times$  for  $\text{Bi}_2\text{Te}_3/\text{GST}$  devices. (d) Over  $10\times$  resistance ratio maintained for  $10^5$  cycles in  $\text{Bi}_2\text{Te}_3/\text{GST}$  devices. (e) Read resistance vs. current after many switching cycles in a  $\text{Bi}_2\text{Te}_3/\text{GST}$  device ( $\sim 150$  nm BE diameter), showing that the  $\sim 2\times$  lower  $I_{\text{reset}}$  is preserved. (f) Resistance drift ( $\nu$  is the drift coefficient extracted from the fitted dashed black lines using  $R \propto t^\nu$  where  $t$  is time) comparison for PCM devices with (red) and without  $\text{Bi}_2\text{Te}_3$  interfacial layer (blue).



**Fig. 3.** Polarity-dependent electrical measurement: Schematic showing (a) normal polarity (NP) and (b) reverse polarity (RP). (c) Read resistance vs. current for  $\text{Bi}_2\text{Te}_3/\text{GST}$  device operated in NP and RP for multiple cycles. (d) Resistance vs. current for  $\text{Bi}_2\text{Te}_3/\text{GST}$  (red curves) and GST (blue curves) devices operated in NP and RP, showing the strong TEH due to the inclusion of the thin  $\text{Bi}_2\text{Te}_3$  interfacial layer.

like  $\text{Bi}_2\text{Te}_3$  ( $\sim 4$  nm here) [18] due to carrier confinement [16], [19], further enhancing  $\Delta S$  at the interface.

In contrast, control GST devices in **Fig. 3(d)** display only small intrinsic asymmetry with respect to the current flow direction [10], confirming the much larger TEH introduced by the thin  $\text{Bi}_2\text{Te}_3$  layer in  $\text{Bi}_2\text{Te}_3/\text{GST}$  devices. At the same time, we note that the  $\text{Bi}_2\text{Te}_3$  layer only introduces  $\sim 13\%$




**Fig. 4.** Electro-thermal simulations: Temperature distribution in our PCM devices with and without  $\text{Bi}_2\text{Te}_3$  layer, at the end of a current pulse (2 mA, 20 ns). (a) NP with 4 nm  $\text{Bi}_2\text{Te}_3$  and 50 nm GST layer. (b) RP for the same. (c) NP for the same, but assuming no thermoelectric effect in the  $\text{Bi}_2\text{Te}_3$  ( $S_n = 0$ ). (d) NP for GST-only (50 nm) PCM device and (e) RP for the same. White arrows show the direction of current flow. All simulations have BE (TiN) diameter of 150 nm and the axis of cylindrical symmetry is the left edge of the simulation domain. (f) Heating power for the configuration in (a) shows  $\sim 60\%$  contribution of thermoelectric heating at the end of a NP current pulse, compared to (c).

additional thermal resistance in the PCM stack, as shown by separate thermal [20] measurements on similar blanket films (**Dataport Fig. S1** at DOI: 10.21227/wq7q-bx17). In other words, the small additional thermal resistance alone cannot be responsible for the  $\sim 2\times$  change in  $J_{\text{reset}}$ , instead pointing to the key role of TEH at the  $\text{Bi}_2\text{Te}_3/\text{GST}$  interface.

To gain deeper insight, we perform finite element electro-thermal simulations of the device structures from **Figs. 3(a,b)**, including both Joule heating and thermoelectric phenomena. This approach solves the heat equation self-consistently with the current flow [10], taking advantage of the cylindrical symmetry of the PCM device (**Fig. 4**). The Seebeck heating or cooling is  $IT\Delta S$  at the junction of two materials, e.g. between GST and  $\text{Bi}_2\text{Te}_3$ , between  $\text{Bi}_2\text{Te}_3$  and TiN, or between GST and TiN. These simulations also include the  $T$ -dependent thermal conductivity, resistivity, and  $S_p$  of GST [12], [13], [21], [22],  $T$ -dependent  $S_n$  of  $\text{Bi}_2\text{Te}_3$  [15] and of TiN [12],  $T$  dependent thermal conductivity and electrical resistivity of TiN and  $\text{Bi}_2\text{Te}_3$  [23]–[25] as well as the measured thermal and thermal boundary resistances at the appropriate interfaces.

**Fig. 4** shows the temperature profiles computed in the  $\text{Bi}_2\text{Te}_3/\text{GST}$  and GST PCM at the end of a reset pulse (2 mA, 20 ns) for both NP and RP. In NP operation, the Seebeck effect generates additional TEH, due to the positive  $\Delta S$  between GST and  $\text{Bi}_2\text{Te}_3$ . This helps the GST reach the melting temperature at lower  $I_{\text{reset}}$ . TEH causes a significantly altered temperature distribution between NP and RP in a  $\text{Bi}_2\text{Te}_3/\text{GST}$  device [**Figs. 4(a,b)**] compared to a control PCM device [**Figs. 4(d,e)**]. If the thermoelectric effect is ignored in the  $\text{Bi}_2\text{Te}_3$  layer, the NP temperature profile closely resembles that of the GST-only device, as shown in **Figs. 4(c,d)**. In **Fig. 4(f)** we also plot the total heating power at the end of a NP current pulse for our  $\text{Bi}_2\text{Te}_3/\text{GST}$  devices, revealing TEH adds significantly ( $\sim 60\%$ ) to the Joule heating component when it is included in simulations.

Our PCM technology with enhanced TEH and reduced  $P_{\text{reset}}$  could be promising for high density data storage applications. As shown through benchmarking in **Fig. 5**, our  $\text{Bi}_2\text{Te}_3/\text{GST}$  mushroom PCM cells have  $\sim 2\times$  lower  $J_{\text{reset}}$  ( $\sim 10 \text{ MA/cm}^2$ ) compared to similar GST mushroom cells (with 2:2:5 stoi-



**Fig. 5.** Benchmarking: Measured reset current density ( $J_{\text{reset}}$ ) vs. contact area for various PCM technologies. Results from this work are shown in red, for our mushroom cells with  $\text{Bi}_2\text{Te}_3/\text{GST}$  and control GST.  $J_{\text{reset}}$  for other PCM devices in the literature are obtained from Refs. [1], [4], [7], [8], [13], [26]–[34], [37]. “GST” refers to the 2:2:5 stoichiometry, except where noted with “x:y:z”.

chiometry) from the literature [7], [8], [26]–[29] including control GST devices ( $\sim 20 \text{ MA/cm}^2$ ) in this study. We note that lower  $J_{\text{reset}}$  could be achieved with different stoichiometries ( $x:y:z$ ) or doping of GST in mushroom cells (purple symbols in **Fig. 5**). However this comes at the expense of higher ( $10\times$  to  $100\times$ ) resistivity and switching voltage vs. traditional GST 2:2:5 [30], [31], negating part of the improvement in  $P_{\text{reset}}$ . In contrast, our  $\text{Bi}_2\text{Te}_3/\text{GST}$  cell does not increase the switching voltage and low-resistance state (**Fig. 2**), and the ultrathin  $\text{Bi}_2\text{Te}_3$  layer could also be combined with other stoichiometries of GST ( $x:y:z$ ).

Lower  $J_{\text{reset}}$  could also be achieved by structural (e.g., pore or edge type geometry) [1], [4], [13], [32] or by electro-thermal confinement in superlattice heterostructures [28], [33], [34]. This, however, often comes with added fabrication complexity and cost. However, our TEH-engineered PCM could also be combined with confinement to achieve further  $J_{\text{reset}}$  reduction [**Dataport Fig. S2** at DOI: 10.21227/wq7q-bx17]. Additional reduction in  $I_{\text{reset}}$  and  $P_{\text{reset}}$  could be achieved by optimizing the interfacial thermoelectric layer with larger negative  $S_n$  (e.g.,  $\text{Bi}_2\text{Te}_3\text{-Sb}_2\text{Te}_3$  alloys with 70% Bi content [35], Bi-doped SnSe ( $\text{Sn}_{0.94}\text{Bi}_{0.06}\text{Se}$ ) [36]), enhancing the TEH at the interface with the phase change material. Further material characterization and imaging of the thermoelectric interface will also provide useful insight into the optimization of such PCM in terms of thermal stability and device failure mechanism.

#### IV. CONCLUSION

We introduced a novel, thermoelectrically-enhanced PCM with a thin  $\text{Bi}_2\text{Te}_3$  interfacial layer in an otherwise common mushroom-cell configuration. Such devices achieve  $\sim 2\times$  reduction in reset current density due to the additional thermoelectric heating caused by the  $\text{Bi}_2\text{Te}_3$  layer. Devices display scalability with BE diameter, and could be combined with other PCM options (e.g. structural or thermal confinement) to further reduce the reset current density. These results should inspire further studies of thermoelectric heating as a novel pathway for low-power high-density PCM data storage.

#### REFERENCES

- [1] S. W. Fong, C. M. Neumann, and H.-S. P. Wong, “Phase-change memory—Towards a storage-class memory,” *IEEE Trans. Electron Devices*, vol. 64, no. 11, pp. 4374–4385, Nov. 2017, doi: 10.1109/TED.2017.2746342.

- [2] S. Raoux, F. Xiong, M. Wuttig, and E. Pop, "Phase change materials and phase change memory," *MRS Bull.*, vol. 39, no. 8, pp. 703–710, Aug. 2014, doi: [10.1557/mrs.2014.139](https://doi.org/10.1557/mrs.2014.139).
- [3] A. Sebastian, M. Le Gallo, R. Khaddam-Aljameh, and E. Eleftheriou, "Memory devices and applications for in-memory computing," *Nature Nanotechnol.*, vol. 15, no. 7, pp. 529–544, Jul. 2020, doi: [10.1038/s41565-020-0655-z](https://doi.org/10.1038/s41565-020-0655-z).
- [4] H.-S.-P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, "Phase change memory," *Proc. IEEE*, vol. 98, no. 12, pp. 2201–2227, Dec. 2010, doi: [10.1109/JPROC.2010.2070050](https://doi.org/10.1109/JPROC.2010.2070050).
- [5] B. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, and E. Ipek, "Phase-change technology and the future of main memory," *IEEE Micro*, vol. 30, no. 1, p. 143, Jan./Feb. 2010, doi: [10.1109/MM.2010.24](https://doi.org/10.1109/MM.2010.24).
- [6] F. Xiong, A. D. Liao, D. Estrada, and E. Pop, "Low-power switching of phase-change materials with carbon nanotube electrodes," *Science*, vol. 332, no. 6029, pp. 568–570, Apr. 2011, doi: [10.1126/science.1201938](https://doi.org/10.1126/science.1201938).
- [7] C. Ahn, S. W. Fong, Y. Kim, S. Lee, A. Sood, C. M. Neumann, M. Asheghi, K. E. Goodson, E. Pop, and H.-S.-P. Wong, "Energy-efficient phase-change memory with graphene as a thermal barrier," *Nano Lett.*, vol. 15, no. 10, pp. 6809–6814, Oct. 2015, doi: [10.1021/acs.nanolett.5b02661](https://doi.org/10.1021/acs.nanolett.5b02661).
- [8] C. M. Neumann, K. L. Okabe, E. Yalon, R. W. Grady, H.-S.-P. Wong, and E. Pop, "Engineering thermal and electrical interface properties of phase change memory with monolayer MoS<sub>2</sub>," *Appl. Phys. Lett.*, vol. 114, no. 8, Feb. 2019, Art. no. 82103, doi: [10.1063/1.5080959](https://doi.org/10.1063/1.5080959).
- [9] J. Lee, T. Kodama, Y. Won, M. Asheghi, and K. E. Goodson, "Phase purity and the thermoelectric properties of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> films down to 25 nm thickness," *J. Appl. Phys.*, vol. 112, no. 1, Jul. 2012, Art. no. 14902, doi: [10.1063/1.4731252](https://doi.org/10.1063/1.4731252).
- [10] J. Lee, M. Asheghi, and K. E. Goodson, "Impact of thermoelectric phenomena on phase-change memory performance metrics and scaling," *Nanotechnology*, vol. 23, no. 20, May 2012, Art. no. 205201, doi: [10.1088/0957-4484/23/20/205201](https://doi.org/10.1088/0957-4484/23/20/205201).
- [11] N. Ciochini, M. Laudato, A. Leone, P. Fantini, A. L. Lacaita, and D. Ielmini, "Impact of thermoelectric effects on phase change memory characteristics," *IEEE Trans. Electron Devices*, vol. 62, no. 10, pp. 3264–3271, Oct. 2015, doi: [10.1109/TEDE.2015.2465835](https://doi.org/10.1109/TEDE.2015.2465835).
- [12] A. Faraclas, G. Bakan, L. Adnane, F. Dirisaglik, N. E. Williams, A. Gokirmak, and H. Silva, "Modeling of thermoelectric effects in phase change memory cells," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 372–378, Feb. 2014, doi: [10.1109/TEDE.2013.2296305](https://doi.org/10.1109/TEDE.2013.2296305).
- [13] D.-S. Suh, C. Kim, K. H. P. Kim, Y.-S. Kang, T.-Y. Lee, Y. Khang, T. S. Park, Y.-G. Yoon, J. Im, and J. Ihm, "Thermoelectric heating of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> in phase change memory devices," *Appl. Phys. Lett.*, vol. 96, no. 12, Mar. 2010, Art. no. 123115, doi: [10.1063/1.3259649](https://doi.org/10.1063/1.3259649).
- [14] A. M. Adam, A. El-Khouly, E. Lilov, S. Ebrahim, Y. Keshkh, M. Soliman, E. M. El Maghraby, V. Kovalyo, and P. Petkov, "Ultra thin bismuth selenide-bismuth telluride layers for thermoelectric applications," *Mater. Chem. Phys.*, vol. 224, pp. 264–270, Feb. 2019, doi: [10.1016/j.matchemphys.2018.12.034](https://doi.org/10.1016/j.matchemphys.2018.12.034).
- [15] Z. Zhang, Y. Wang, Y. Deng, and Y. Xu, "The effect of (001) crystal plane orientation on the thermoelectric properties of Bi<sub>2</sub>Te<sub>3</sub> thin film," *Solid State Commun.*, vol. 151, no. 21, pp. 1520–1523, Nov. 2011, doi: [10.1016/j.ssc.2011.07.036](https://doi.org/10.1016/j.ssc.2011.07.036).
- [16] T. T. T. Nguyen, L. T. Dang, G. H. Bach, T. H. Dang, K. T. Nguyen, H. T. Pham, T. T. Nguyen, T. V. Nguyen, T. T. Nguyen, and H. Q. Nguyen, "Enhanced thermoelectricity at the ultra-thin film limit," 2019, *arXiv:1912.11274*. [Online]. Available: <http://arxiv.org/abs/1912.11274>
- [17] T. M. Tritt, "Thermoelectric phenomena, materials, and applications," *Annu. Rev. Mater. Res.*, vol. 41, no. 1, pp. 433–448, Aug. 2011, doi: [10.1146/annurev-matsci-062910-100453](https://doi.org/10.1146/annurev-matsci-062910-100453).
- [18] Y. M. Zuev, J. S. Lee, C. Galloy, H. Park, and P. Kim, "Diameter dependence of the transport properties of antimony telluride nanowires," *Nano Lett.*, vol. 10, no. 8, pp. 3037–3040, Aug. 2010, doi: [10.1021/ml101505q](https://doi.org/10.1021/ml101505q).
- [19] I. Bejenari, V. Kantser, and A. A. Balandin, "Thermoelectric properties of electrically gated bismuth telluride nanowires," *Phys. Rev. B, Condens. Matter*, vol. 81, no. 7, p. 75316, Feb. 2010, doi: [10.1103/PhysRevB.81.075316](https://doi.org/10.1103/PhysRevB.81.075316).
- [20] J. P. Reifenberg, K.-W. Chang, M. A. Panzer, S. Kim, J. A. Rowlette, M. Asheghi, H.-S.-P. Wong, and K. E. Goodson, "Thermal boundary resistance measurements for phase-change memory devices," *IEEE Electron Device Lett.*, vol. 31, no. 1, pp. 56–58, Jan. 2010, doi: [10.1109/LED.2009.2035139](https://doi.org/10.1109/LED.2009.2035139).
- [21] H.-K. Lyeo, D. G. Cahill, B.-S. Lee, J. R. Abelson, M.-H. Kwon, K.-B. Kim, S. G. Bishop, and B.-K. Cheong, "Thermal conductivity of phase-change material Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>," *Appl. Phys. Lett.*, vol. 89, no. 15, Oct. 2006, Art. no. 151904, doi: [10.1063/1.2359354](https://doi.org/10.1063/1.2359354).
- [22] L. Adnane, F. Dirisaglik, A. Cywar, K. Cil, Y. Zhu, C. Lam, A. F. M. Anwar, A. Gokirmak, and H. Silva, "High temperature electrical resistivity and Seebeck coefficient of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> thin films," *J. Appl. Phys.*, vol. 122, no. 12, Sep. 2017, Art. no. 125104, doi: [10.1063/1.4996218](https://doi.org/10.1063/1.4996218).
- [23] E. Bozorg-Grayeli, J. P. Reifenberg, M. A. Panzer, J. A. Rowlette, and K. E. Goodson, "Temperature-dependent thermal properties of phase-change memory electrode materials," *IEEE Electron Device Lett.*, vol. 32, no. 9, pp. 1281–1283, Sep. 2011, doi: [10.1109/LED.2011.2158796](https://doi.org/10.1109/LED.2011.2158796).
- [24] W. Tsai, M. Delfino, J. A. Fair, and D. Hodul, "Temperature dependence of the electrical resistivity of reactively sputtered TiN films," *J. Appl. Phys.*, vol. 73, no. 9, pp. 4462–4467, May 1993, doi: [10.1063/1.352785](https://doi.org/10.1063/1.352785).
- [25] R. Mansfield and W. Williams, "The electrical properties of bismuth telluride," *Proc. Phys. Soc.*, vol. 72, no. 5, pp. 733–741, Nov. 1958, doi: [10.1088/0370-1328/72/5/307](https://doi.org/10.1088/0370-1328/72/5/307).
- [26] J. Y. Wu, Y. S. Chen, W. S. Khwa, S. M. Yu, T. Y. Wang, J. C. Tseng, Y. D. Chih, and C. H. Diaz, "A 40nm low-power logic compatible phase change memory technology," in *IEDM Tech. Dig.*, Dec. 2018, p. 27, doi: [10.1109/IEDM.2018.8614513](https://doi.org/10.1109/IEDM.2018.8614513).
- [27] K. L. Okabe, A. Sood, E. Yalon, C. M. Neumann, M. Asheghi, E. Pop, K. E. Goodson, and H.-S.-P. Wong, "Understanding the switching mechanism of interfacial phase change memory," *J. Appl. Phys.*, vol. 125, no. 18, May 2019, Art. no. 184501, doi: [10.1063/1.5093907](https://doi.org/10.1063/1.5093907).
- [28] J. Shen, S. Lv, X. Chen, T. Li, S. Zhang, Z. Song, and M. Zhu, "Thermal barrier phase change memory," *ACS Appl. Mater. Interfaces*, vol. 11, no. 5, pp. 5336–5343, Feb. 2019, doi: [10.1021/acsami.8b18473](https://doi.org/10.1021/acsami.8b18473).
- [29] J. Liang, R. G. D. Jeyasingh, H.-Y. Chen, and H.-S.-P. Wong, "An ultra-low reset current cross-point phase change memory with carbon nanotube electrodes," *IEEE Trans. Electron Devices*, vol. 59, no. 4, pp. 1155–1163, Apr. 2012, doi: [10.1109/TEDE.2012.2184542](https://doi.org/10.1109/TEDE.2012.2184542).
- [30] H. Y. Cheng, J. Y. Wu, R. Cheek, S. Raoux, M. BrightSky, D. Garbin, S. Kim, T. H. Hsu, Y. Zhu, E. K. Lai, E. Joseph, A. Schrott, S. C. Lai, A. Ray, H. L. Lung, and C. Lam, "A thermally robust phase change memory by engineering the Ge/N concentration in (Ge, N)<sub>x</sub>Sb<sub>y</sub>Te<sub>z</sub> phase change material," in *IEDM Tech. Dig.*, Dec. 2012, p. 31, doi: [10.1109/IEDM.2012.6479141](https://doi.org/10.1109/IEDM.2012.6479141).
- [31] H. Y. Cheng, M. BrightSky, S. Raoux, C. F. Chen, P. Y. Du, J. Y. Wu, Y. Y. Lin, T. H. Hsu, Y. Zhu, S. Kim, C. M. Lin, A. Ray, H. L. Lung, and C. Lam, "Atomic-level engineering of phase change material for novel fast-switching and high-endurance PCM for storage class memory application," in *IEDM Tech. Dig.*, Dec. 2013, p. 30, doi: [10.1109/IEDM.2013.6724726](https://doi.org/10.1109/IEDM.2013.6724726).
- [32] Y. H. Ha, J. H. Yi, H. Horii, J. H. Park, S. H. Joo, S. O. Park, U.-I. Chung, and J. T. Moon, "An edge contact type cell for phase change RAM featuring very low power consumption," in *Proc. Symp. VLSI Technology. Dig. Tech. Papers*, 2003, pp. 175–176, doi: [10.1109/VLSIT.2003.1221142](https://doi.org/10.1109/VLSIT.2003.1221142).
- [33] T. Ohyanagi, N. Takaura, M. Tai, M. Kitamura, M. Kinoshita, K. Akita, T. Morikawa, S. Kato, M. Araidai, K. Kamiya, T. Yamamoto, and K. Shiraishi, "Charge-injection phase change memory with high-quality GeTe/Sb<sub>2</sub>Te<sub>3</sub> superlattice featuring 70-μA RESET, 10-ns SET and 100M endurance cycles operations," in *IEDM Tech. Dig.*, Dec. 2013, p. 30, doi: [10.1109/IEDM.2013.6724725](https://doi.org/10.1109/IEDM.2013.6724725).
- [34] M. Boniardi, J. E. Boschker, J. Momand, B. J. Kooi, A. Redaelli, and R. Calarco, "Evidence for thermal-based transition in super-lattice phase change memory," *Phys. Status Solidi (RRL)–Rapid Res. Lett.*, vol. 13, no. 4, Apr. 2019, Art. no. 1800634, doi: [10.1002/pssr.201800634](https://doi.org/10.1002/pssr.201800634).
- [35] Y. Saito, P. Fons, A. V. Kolobov, K. V. Mitrofanov, K. Makino, J. Tominaga, S. Hatayama, Y. Sutou, M. Hase, and J. Robertson, "High-quality sputter-grown layered chalcogenide films for phase change memory applications and beyond," *J. Phys. D, Appl. Phys.*, vol. 53, no. 28, Jul. 2020, Art. no. 284002, doi: [10.1088/1361-6463/ab850b](https://doi.org/10.1088/1361-6463/ab850b).
- [36] A. T. Duong, V. Q. Nguyen, G. Duvjir, V. T. Duong, S. Kwon, J. Y. Song, J. K. Lee, J. E. Lee, S. Park, T. Min, J. Lee, J. Kim, and S. Cho, "Achieving ZT=2.2 with bi-doped n-type SnSe single crystals," *Nature Commun.*, vol. 7, no. 1, p. 13713, Dec. 2016, doi: [10.1038/ncomms13713](https://doi.org/10.1038/ncomms13713).
- [37] H.-S. P. Wong, C. Ahn, J. Cao, H.-Y. Chen, S. B. Eryilmaz, S. W. Fong, J. A. Incurvia, Z. Jiang, H. Li, C. Neumann, K. Okabe, S. Qin, J. Sohn, Y. Wu, S. Yu, and X. Zheng, *Stanford Memory Trends*. Accessed: Aug. 19, 2020. [Online]. Available: <https://nano.stanford.edu/stanford-memory-trends>