

# Sub-Nanometer Equivalent Oxide Thickness and Threshold Voltage Control Enabled by Silicon Seed Layer on Monolayer MoS<sub>2</sub> Transistors

Jung-Soo Ko, Sol Lee, Robert K. A. Bennett, Kirstin Schauble, Marc Jaikissoon, Kathryn Neilson, Anh Tuan Hoang, Andrew J. Mannix, Kwanpyo Kim, Krishna C. Saraswat, and Eric Pop\*



Cite This: *Nano Lett.* 2025, 25, 2587–2593



Read Online

ACCESS |


Metrics & More

Article Recommendations

Supporting Information

**ABSTRACT:** Low-power transistors based on two-dimensional (2D) semiconductors require ultrathin gate insulators, whose atomic layer deposition (ALD) has been difficult without adequate surface preparation. Here, we achieve sub-1 nm equivalent oxide thickness (EOT) on monolayer MoS<sub>2</sub> using HfO<sub>2</sub> and a simple, commonly available Si seed. We first investigate six seed layer candidates (Si, Ge, Hf, La, Gd, Al<sub>2</sub>O<sub>3</sub>) and find that only Si and Ge cause no measurable damage to the MoS<sub>2</sub>. With these, we build monolayer MoS<sub>2</sub> transistors using ALD of HfO<sub>2</sub> top-gate dielectric and find that the Si seed provides the better, low-hysteresis interface. The thickness of this interfacial layer also controls the threshold voltage, enabling normally-off, well-behaved transistors. The thinnest gate stack reached low EOT  $\approx$  0.9 nm with low leakage ( $<0.6 \mu\text{A}/\text{cm}^2$ ) and  $\sim 80$  mV/dec subthreshold swing at room temperature. This represents a simple top-gate dielectric deposition approach, achievable within many common nanofabrication facilities.

**KEYWORDS:** 2D materials, transistors, equivalent oxide thickness, gate stack, threshold voltage




Two-dimensional (2D) semiconducting transition metal dichalcogenides (TMDs) are of growing interest for integration with mainstream manufacturing of nanoscale electronics. For instance, monolayer MoS<sub>2</sub>, a common TMD and 2D semiconductor, maintains good mobility at monolayer thickness,<sup>1</sup> enables transistors with on/off current ratio<sup>2</sup>  $> 10^{10}$ , and can be grown at relatively low temperatures<sup>3,4</sup> ( $<560$  °C) compatible with back-end-of-line (BEOL) integration.<sup>5</sup> However, low-power operation requires low-voltage transistors with ultrathin gate dielectrics, but these have been difficult to achieve by atomic layer deposition (ALD) on 2D TMDs, which tend to lack the partially filled surface dangling bonds needed for ALD nucleation.<sup>6</sup> Gate insulators must be as thin as possible, with an effective oxide thickness (EOT) below 1 nm, while limiting gate leakage current density below  $10^{-2}$  A/cm<sup>2</sup> for low-power applications.<sup>7</sup> Here, EOT refers to the thickness of SiO<sub>2</sub> which would give the same capacitance as the actual gate insulator being used.<sup>8</sup> (Concretely, an EOT of 1 nm corresponds to a capacitance of  $3.45 \mu\text{F}/\text{cm}^2$ .)


In addition, top-gate, dual-gate or gate-all-around transistors<sup>9,10</sup> are preferred to limit short-channel effects, improving device and circuit performance. To overcome the ALD “adhesion” problem on TMD transistor channels, a common approach to form the top-gate insulator is to add a thin seed layer onto the 2D material, providing nucleation sites for the subsequent ALD of an ultrathin high- $\kappa$  dielectric.<sup>11–24</sup> For

example, a thin Al seed layer evaporated onto MoS<sub>2</sub> can assist the nucleation of ALD Al<sub>2</sub>O<sub>3</sub>, ostensibly without damaging the monolayer TMD<sup>13,19</sup> but potentially introducing some trapped charges and doping.<sup>15,20</sup> Other seed layers have included Hf,<sup>17</sup> Er,<sup>22</sup> Sb,<sup>23</sup> Ta,<sup>24</sup> or even organic molecules,<sup>12,16</sup> with various trade-offs between dielectric performance (e.g., EOT and leakage), defects, hysteresis, or (lack of) semiconductor industry compatibility.

In this work, we investigate multiple seed layer candidates: Si, Ge, Hf, La, Gd and Al<sub>2</sub>O<sub>3</sub>, on monolayer MoS<sub>2</sub>, aiming to achieve top-gated transistors with ultrathin EOT and controllable threshold voltage. Such a seed layer should also, ideally, be easy to deposit in typical cleanroom facilities, be compatible with complementary metal-oxide semiconductor (CMOS) processing, and introduce minimal defects and charge traps. We study the seed layer effects on monolayer MoS<sub>2</sub> by Raman spectroscopy and X-ray photoelectron spectroscopy (XPS), finding that most of them either damage the MoS<sub>2</sub> or

**Received:** April 15, 2024  
**Revised:** September 26, 2024  
**Accepted:** September 26, 2024  
**Published:** February 4, 2025





**Figure 1.** (a) Cross-section schematic of dual-gated monolayer MoS<sub>2</sub> transistor, not to scale. Evaporated seed layer (red) does not deposit on the source and drain contact sidewalls because the deposition is directional. The top gate (TG) has  $\geq 200$  nm overlap with the contacts. BG is the back gate. (b) Cross-section of samples for Raman spectroscopy and XPS, employing the same seed layer deposition as the transistors. Due to the surface energy difference, evaporated materials may form small clusters on the MoS<sub>2</sub>. Here,  $\sim 2$  nm of seed layers (Si, Ge, Hf, La, Gd, Al<sub>2</sub>O<sub>3</sub>) were deposited by e-beam evaporation on monolayer MoS<sub>2</sub> grown on SiO<sub>2</sub>/Si substrates. (c) Raman spectroscopy (532 nm laser) and (d) XPS on the same  $\sim 2$  nm evaporated seed layers on monolayer MoS<sub>2</sub> on SiO<sub>2</sub>/Si substrates. Raman spectra are normalized to the Si substrate peak at 520 cm<sup>-1</sup>. XPS spectra show Mo 3d and S 2p peaks vs binding energy (B.E.), including control data on bare monolayer MoS<sub>2</sub>.

introduce transistor hysteresis. Ultimately, the Si seed (which oxidizes to SiO<sub>x</sub>) provides the most reliable interfacial layer for uniform ALD of HfO<sub>2</sub> on MoS<sub>2</sub>, also enabling partial top-gate threshold voltage control, which has been difficult to achieve in the past. Our well-behaved top-gated MoS<sub>2</sub> transistors have EOT < 1 nm and gate leakage < 0.6  $\mu\text{A}/\text{cm}^2$ , with a simple process that can be readily adopted in many common cleanroom facilities.

Figure 1a shows the cross-section schematic of a monolayer MoS<sub>2</sub> transistor, and Figure 1b shows the cross-section for Raman spectroscopy and XPS studies. Monolayer MoS<sub>2</sub> is grown by chemical vapor deposition (CVD) on thermally oxidized SiO<sub>2</sub> (90 nm) on Si (p<sup>++</sup> doped) substrates.<sup>25</sup> The transistor schematic shown in Figure 1a is dual-gated, with the doped Si substrate used as a global back gate (BG). The seed layers studied in this work are Si, Ge, Hf, La, Gd, and Al<sub>2</sub>O<sub>3</sub>, all e-beam evaporated onto monolayer MoS<sub>2</sub> under high vacuum ( $\sim 10^{-7}$  Torr). To complete the transistor top gate (TG) stack, HfO<sub>2</sub> is then deposited by ALD at 200 °C using tetrakis-(dimethylamido)hafnium and water, and Pd as the top-gate metal. Additional details of the fabrication flow are provided in Section 1 and Figure S1 in the Supporting Information. As illustrated in Figure 1a, the top gate is partly overlapped with the source and drain (Au) contacts, to reduce access resistance and simplify our later analysis. This overlap length is  $\geq 200$  nm and the contact length is  $\geq 1$   $\mu\text{m}$ . Devices with a top gate are measured at room temperature after annealing at 150 °C for 2 h in vacuum ( $\sim 10^{-4}$  Torr).


Figure 1c shows Raman spectra of MoS<sub>2</sub> samples with evaporated seed layers and Figure 1d shows XPS data on the

same samples. (Figure S2 in the Supporting Information shows the same Raman data including the Si substrate peak and additional XPS data of the Si seed on MoS<sub>2</sub>.) After Hf, Gd, or La evaporation, the E' and A<sub>1</sub>' peaks of monolayer MoS<sub>2</sub> are no longer visible, indicating these metals react with or destroy the MoS<sub>2</sub>. This is also corroborated by our XPS data, which show broadening of S 2p spectra, evidence of metal-sulfide formation.<sup>26</sup> (Interestingly, there is some evidence<sup>17,19</sup> that a Hf seed layer *could* work on monolayer TMDs, potentially due to different evaporator conditions, e.g. higher base pressure. In other words, the more reactive seeds, like Hf, Gd and La, may work but require carefully optimized deposition to prevent damage to the monolayer TMDs.) For our Al<sub>2</sub>O<sub>3</sub> seed evaporation, we observe the defect-related LA(M) peak<sup>27</sup> suggesting the MoS<sub>2</sub> is partially damaged during this process. Among the seed layers tested here, only Si and Ge preserve the E' and A<sub>1</sub>' peaks of monolayer MoS<sub>2</sub>, without any broadening or other spectroscopic evidence of MoS<sub>2</sub> damage. This could be explained by the lower melting point of Si or Ge (compared to Al<sub>2</sub>O<sub>3</sub>) and their weak enthalpies of formation with sulfur, unlike other seed layers tested in this work (Table S1 in the Supporting Information), as Si or Ge oxidize and are not expected to react with sulfur from MoS<sub>2</sub>.

Based on the evidence above, we turn our focus to Si and Ge seed layers, which are the most benign among all options tested here on monolayer MoS<sub>2</sub>. Atomic force microscopy reveals that a  $\sim 1$  nm Si seed layer has nearly the same surface roughness as the underlying MoS<sub>2</sub>, but a similar Ge seed deposits with pinholes (Figure S3 in the Supporting Information). From back-gated measurements (with only the seed layers on the channel) we observe that the Si seed shifts the back-gate threshold voltage more negative and the Ge seed slightly shifts it positive, while degrading the average MoS<sub>2</sub> mobility by approximately 17% to 29%, respectively (Figure S4 in the Supporting Information and related discussion). However, from top-gated transistor measurements with  $\sim 5$  nm HfO<sub>2</sub> top dielectric (Figure S5 in the Supporting Information), we note the Si seed enables lower hysteresis, steeper subthreshold slope, and higher transistor current, all indicating fewer interface traps ( $D_{it}$ ) than the Ge seed. For these reasons, for the rest of this study we use the Si seed to enable the high- $\kappa$  ALD of HfO<sub>2</sub> on MoS<sub>2</sub>, and to achieve ultrathin top-gate insulators.

Figure 2a shows the cross-section transmission electron microscope (TEM) image of a MoS<sub>2</sub> transistor with 200 nm channel length using  $\sim 0.7$  nm evaporated Si seed followed by 38 cycles of ALD HfO<sub>2</sub> as the top-gate dielectric. (Details of TEM sample preparation are described in Section 4 in the Supporting Information.) This confirms the conformal nature of the top-gate dielectric and the top-gate overlap with the source and drain contacts, which reduces the access resistance. Figure 2b shows the scanning TEM (STEM) image corresponding to Figure 2a and its energy dispersive X-ray spectroscopy (EDS) elemental mapping, revealing the Pd–Hf–Si components of the top-gate stack. Figure 2c further shows vertical EDS line profiles from Figure 2b, displaying the Si seed signal between the MoS<sub>2</sub> and HfO<sub>2</sub>. The flat Si signal in the line profile (from  $-10$  to  $0$  nm) arises from the SiO<sub>2</sub> substrate below the as-grown monolayer MoS<sub>2</sub> channel.

Figure 2d zooms into the TEM image from Figure 2a, revealing that  $\sim 0.7$  nm of evaporated Si becomes  $\sim 1.6$  nm of SiO<sub>x</sub> on MoS<sub>2</sub> after oxidation. We also find a discrepancy in the ALD growth rate of HfO<sub>2</sub> on Si seed layer (on MoS<sub>2</sub>)



**Figure 2.** (a) Cross-section transmission electron microscope (TEM) image of a top-gated monolayer MoS<sub>2</sub> transistor with 200 nm channel length with Au contacts. The gate stack consists of  $\sim 0.7$  nm evaporated Si followed by 38 cycles ( $\sim 4$  nm) of ALD HfO<sub>2</sub>, and the Pd top gate. (b) High-angle annular dark-field (HAADF) cross-section scanning TEM (STEM) of the top gate stack (top left), and elemental mapping by energy-dispersive spectroscopy (EDS) of Pd (top right), Hf (bottom left), and Si (bottom right). (c) Vertical EDS profile through the gate stack, with MoS<sub>2</sub> set at 0 nm and positive distance into the top gate. The Si signal (red) comes from the sum of the SiO<sub>2</sub> substrate (gray) and the Si seed layer (dashed black). (d) Zoomed in cross-section STEM HAADF image, showing three-atom-thick monolayer MoS<sub>2</sub> and the SiO<sub>x</sub>-HfO<sub>2</sub>-Pd top-gate stack.

compared to on SiO<sub>2</sub>/Si. The 38 ALD cycles of HfO<sub>2</sub> result in  $\sim 5$  nm on a bare SiO<sub>2</sub>/Si substrate but we observe HfO<sub>2</sub> thickness of  $\sim 4$  nm on Si seed layer on MoS<sub>2</sub>. This is consistent with a previous study,<sup>14</sup> suggesting the ALD growth (of HfO<sub>2</sub>) is partially consumed to fill up gaps in the Si seed, which is not perfectly uniform on the MoS<sub>2</sub> surface. As a result, the subsequent ALD of HfO<sub>2</sub> grows not only vertically but also somewhat laterally, to fill in any gaps.

From the physical thicknesses confirmed by TEM, we estimate the top-gate EOT  $\approx 2.3$  nm using a dielectric constant of 3.9 for SiO<sub>x</sub> and 22 for HfO<sub>2</sub>.<sup>28</sup> This is an approximation, because the SiO<sub>x</sub> layer likely incorporates some of the HfO<sub>2</sub>, as mentioned above. (Thinner Si seed layers are more discontinuous, yielding an EOT even more dominated by the HfO<sub>2</sub> alone.) Our estimate is consistent with the EOT extracted from transistor measurements in Figure S6 of the Supporting Information. Plotting the top-gate threshold voltage ( $V_{T,TG}$ ) vs the back-gate bias ( $V_{BG}$ ), the magnitude of the resulting slope is the ratio of top-gate and back-gate EOT,<sup>21–23,29,30</sup> which provides an estimate of the top-gate EOT as  $2.1 \pm 0.3$  nm, given the known back-gate insulator (90 nm of SiO<sub>2</sub>). For the subsequent top-gated transistors, we use this method to estimate the top-gate EOT. Note that EOT and CET (the capacitance equivalent thickness<sup>8</sup>) are used interchangeably here, especially because the CET contains a contribution<sup>31</sup> from the MoS<sub>2</sub> channel, which is automatically included in our capacitance-based estimates. Additional discussion of this method is provided in Section 5 of the Supporting Information.


Next, we investigate the effect of reducing the Si seed thickness, in order to achieve lower EOT. We fabricate top-gated monolayer MoS<sub>2</sub> transistors with 0.3 or 0.4 nm Si seed, each followed by 38 cycles of ALD HfO<sub>2</sub>, and compare these with the 0.7 nm Si seed described earlier. Figure 3a shows the comparison of top-gate threshold voltage,  $V_{T,TG}$ , for 3  $\mu\text{m}$  long devices with TG dielectrics obtained with the three Si seed thicknesses tested. (Corresponding  $I_D$  vs  $V_{TG}$  measurements are given in Figure S9 of the Supporting Information.) Despite some device-to-device variability inherent to academic nano-fabrication, we note that reducing the Si seed layer thickness enables partial control of the top-gate threshold voltage. This is an important finding for two reasons: first, we show that relying on single device measurements is not sufficient in the face of fabrication-induced variability. (Not only from MoS<sub>2</sub> film variation, but also from additional steps of the top-gate process going beyond previous back-gate studies.<sup>34,35</sup>) Rather, box plots (as in Figure 3a) across groups of devices are needed to draw reasonable conclusions about trends.

Second, we uncover that the top-gate threshold voltage can be partly controlled by the thickness of the Si seed and the resulting SiO<sub>x</sub> interlayer, which is essential for 2D transistors. The threshold voltages of well-behaved, i.e. normally off, *n*-type transistors must be small but positive (0.2 to 0.3 V range), to enable low-power devices with very low  $I_D$  at zero gate voltage and sufficiently high  $I_D$  at low supply voltage (0.7 to 1 V). The threshold voltage trend observed in Figure 3a is consistent with a similar roll-off when the EOT is reduced in Si transistors,<sup>36–39</sup> which has been attributed to positive charge in the interfacial SiO<sub>x</sub> layer<sup>36</sup> or to dipoles at the HfO<sub>2</sub>/SiO<sub>x</sub> interface.<sup>37–39</sup> (Figure S11 in the Supporting Information displays an energy band diagram across the gate-to-channel stack.) We expect that the threshold voltage can be further controlled by adjusting the gate metal work function, and by introducing elements with different electronegativity (e.g., Al or La) near the dielectric interfaces.<sup>8,38</sup>

Figure 3b displays the subthreshold swing (SS) from forward and reverse top-gate sweeps, as a function of  $I_D$ , from devices with 0.3 and 0.4 nm Si seeding the HfO<sub>2</sub>; in both cases, transistors reach  $SS \approx 80$  mV/dec at room temperature and  $V_{DS} = 1$  V. This is a good value, but we caution that low SS, by itself, is not a sufficient indicator of gate insulator quality, because certain charge trapping dynamics could even lead to  $SS < 60$  mV/dec, albeit with hysteretic measurements.<sup>40</sup> Thus, having low SS and low hysteresis is more important, and Figure 3c shows dual-sweep  $I_D$  vs  $V_{TG}$  measurements, revealing very small hysteresis,  $< 5$  mV, at both 0.1 and 10 nA/ $\mu\text{m}$ . These transistors also have a max/min current ratio of nearly  $10^8$  over a 2 V range, but the device with 0.4 nm Si seed is “better behaved,” having  $V_{T,TG} > 0$  V at 10 nA/ $\mu\text{m}$  constant-current<sup>32</sup> (the device with 0.3 nm seed has  $V_{T,TG} \approx 0$  V). Finally, Figure 3d shows the measured  $I_D$  vs  $V_{DS}$  data from 1  $\mu\text{m}$  long devices with 0.3 and 0.4 nm Si-seeded top-gate dielectrics. The transistor with 0.3 nm Si seed turns on at small negative  $V_{TG}$ , but the device with 0.4 nm Si seed is again “better behaved,” turning on only at small positive  $V_{TG}$ . These findings are consistent with the broader data sets shown in Figure 3a.

From a historical perspective, it is interesting to note that the devices displayed in Figure 3d are modern, atomically thin monolayer successors of Dennard’s 1  $\mu\text{m}$  Si transistor<sup>41</sup> from 1974. They display a good linear region, good turn-on, and they operate at relatively low gate and drain voltages, simultaneously. (Something often overlooked in the 2D





**Figure 3.** (a) Box plots of top-gate (TG) threshold voltage vs Si seed thickness. Each TG stack on monolayer MoS<sub>2</sub> has a Si seed of 0.3, 0.4, or 0.7 nm followed by  $\sim 4$  nm of ALD HfO<sub>2</sub> and a Pd gate. Devices here are 3  $\mu\text{m}$  long, with  $V_{\text{DS}} = 0.1$  V and  $V_{\text{BG}} = 0$  V. TG threshold voltages are evaluated<sup>32</sup> at  $I_{\text{D}} = 10$  nA/ $\mu\text{m}$ . (Figure S10 in the Supporting Information shows more positive  $V_{\text{T,TG}}$  at  $I_{\text{D}} = 100$  nA/ $\mu\text{m}$ , as expected.) The three data sets include 9, 16, and 6 devices, from left to right, and within each set the symbols are given small, random lateral offsets to make them easier to distinguish. (b) Subthreshold swing (SS) vs  $I_{\text{D}}$  for two 3  $\mu\text{m}$  long devices with 0.3 nm (red) and 0.4 nm (blue) Si seed below the HfO<sub>2</sub>. Filled and hollow symbols mark forward and reverse  $V_{\text{TG}}$  sweeps, respectively. (c) Measured  $I_{\text{D}}$  vs  $V_{\text{TG}}$  of the same devices as in (b), with 0.3 nm (left) and 0.4 nm (right) Si seed layer. Solid and dashed lines are forward and reverse  $V_{\text{TG}}$  sweeps,<sup>33</sup> respectively, confirming very small hysteresis. Small gray crosses mark (0 V, 10 nA/ $\mu\text{m}$ ), to illustrate the relative location of  $V_{\text{T,TG}} \approx 0$  (left) and  $V_{\text{T,TG}} > 0$  (right).  $V_{\text{BG}} = 0$  V and  $V_{\text{DS}} = 1$  V here. The  $I_{\text{D}}$  lower bound is the instrument noise floor ( $\sim 10$  fA with preamp and triax cables). (d) Measured  $I_{\text{D}}$  vs  $V_{\text{DS}}$  of 1  $\mu\text{m}$  devices with 0.3 nm (left) and 0.4 nm (right) Si seed for the TG stack. Solid and dashed lines and arrows mark forward and reverse sweeps,<sup>33</sup> revealing negligible hysteresis.  $V_{\text{TG}}$  is raised in 0.5 V steps between bounds listed on the figure, and  $V_{\text{BG}} = 0$  V. All measurements shown at room temperature.

transistor literature, where thick, unoptimized gate insulators frequently impose large gate and threshold voltages.) Unlike Dennard's transistor,<sup>41</sup> the modern EOT employed here is much thinner ( $\sim 1$  nm vs  $\sim 20$  nm in 1974) and the supply voltages are lower (2 V vs 4 V), which also explains the weaker current saturation observed in our devices.


Before concluding, we wish to focus on our transistors with the thinnest EOT. Figure 4a shows the measured  $I_{\text{D}}$  vs  $V_{\text{TG}}$  at various back-gate biases ( $V_{\text{BG}}$ ) of a device using the 0.3 nm Si-seeded HfO<sub>2</sub> top-gate dielectric. The inset plots the top-gate threshold voltage vs  $V_{\text{BG}}$ , wherein the magnitude of the slope represents the ratio of top-gate and back-gate EOT,<sup>21–23,29,30</sup> providing an estimate of the top-gate EOT =  $0.90 \pm 0.07$  nm, given the BG insulator is 90 nm of SiO<sub>2</sub>. This device has top-gate leakage current density  $< 6 \times 10^{-7}$  A/cm<sup>2</sup> at  $V_{\text{TG}} = 1$  V, limited by our measurement noise floor. Because the top gate has some overlap with the source and drain (Figure 2a), the true leakage from the channel area is likely lower, in part aided by the large band gap of the SiO<sub>x</sub> interfacial layer. This top-gate dielectric stack does not experience breakdown up to  $V_{\text{TG}} = 4$  V, as shown in Figure S12 in the Supporting Information. We note that at such thin EOT ( $\leq 1$  nm), estimating the on-state electron density in the MoS<sub>2</sub> channel (when  $V_{\text{GS}} \gg V_{\text{T}}$ ) requires up to  $\sim 20\%$  quantum and charge centroid capacitance corrections.<sup>31,42</sup>

Similarly analyzing one of our devices with 0.4 nm Si-seeded top-gate stack (Figure S13 in the Supporting Information), we

find an EOT =  $1.0 \pm 0.1$  nm with TG leakage current density  $< 5 \times 10^{-7}$  A/cm<sup>2</sup> at  $V_{\text{TG}} = 1$  V, also limited by our measurement noise floor. In both cases of EOT  $\sim 0.90$  nm and  $\sim 1.0$  nm, the top-gate leakage current densities are over 4 orders of magnitude lower than the leakage current density requirement of  $< 10^{-2}$  A/cm<sup>2</sup> for low standby power devices.<sup>7</sup>

Figure 4b shows a box plot of top-gate threshold voltages for devices with  $\sim 0.90$  nm EOT and channel lengths between 0.1 and 3  $\mu\text{m}$  (the  $I_{\text{D}}$  vs  $V_{\text{TG}}$  curves are in Figure S14 of the Supporting Information). Threshold voltages are extracted at constant current of 10 nA/ $\mu\text{m}$  (in red) and linear extrapolation (in blue).<sup>32</sup> With these devices, we observe that the estimated  $V_{\text{T,TG}}$  (at 10 nA/ $\mu\text{m}$ ) is lower than that from linear extrapolation, which has also been noted by others.<sup>34,35</sup> This occurs partly because the contacts and the channel may not have the same gate voltage dependence,<sup>45</sup> and the contact effect is more pronounced at shorter channel lengths. We also note that the  $V_{\text{T,TG}}$  decreases, i.e. rolls-off, and SS increases at shorter channel lengths. This has also been observed in fully depleted silicon-on-insulator (SOI) transistors<sup>46</sup> and is caused by lateral field penetration through the thicker back-gate dielectric (here, 90 nm SiO<sub>2</sub>). In other words, this effect is not fundamental to 2D semiconductors and is greatly reduced when a thin back-gate dielectric is used<sup>28,35</sup> (also see the SS in Figure S14 of the Supporting Information).

Finally, Figure 4c benchmarks gate leakage at  $V_{\text{GS}} = 1$  V as a function of EOT or CET (capacitance equivalent thickness),



**Figure 4.** (a) Measured  $I_D$  vs  $V_{TG}$  of a device using 0.3 nm Si seed for the top-gate dielectric, at multiple back-gate biases  $V_{BG}$ , as labeled. Here,  $V_{DS} = 0.1$  V and channel length  $L = 3$   $\mu\text{m}$ . Inset shows the extracted top-gate threshold voltages,  $V_{T,TG}$  (at 0.1 nA/ $\mu\text{m}$  constant current) as a function of  $V_{BG}$ . (b) Box plot of extracted threshold voltages for different channel lengths (0.1 to 3  $\mu\text{m}$ ) using 0.3 nm Si seed layer for the top-gate dielectric. Red and blue are threshold voltages from constant current (at 10 nA/ $\mu\text{m}$ ) and linear extrapolation methods,<sup>32</sup> respectively, at  $V_{DS} = 0.1$  V and  $V_{BG} = 0$  V. The number of devices measured is 7, 10, 11, and 9 from 0.1 to 3  $\mu\text{m}$ , respectively. Symbols are given small, random lateral offsets to make them easier to distinguish. Red and blue trend lines are guides to the eye. (c) Benchmarking gate leakage current density ( $J_G$ , at  $V_{GS} = 1$  V) as a function of EOT or CET, compared to previous results with monolayer MoS<sub>2</sub> channels.<sup>16,21–23,30,43,44</sup> (Due to varying extraction methods, this plot uses EOT and CET interchangeably.) Hollow symbols represent measurements with  $J_G$  limited by the instrumentation. The BG label refers to EOT of back-gate dielectrics without a top gate. The horizontal dashed line marks low-power (LP) requirements.<sup>7</sup>

comparing our results with those in the literature. At an estimated top-gate EOT  $\approx 0.90$  nm and leakage  $< 6 \times 10^{-7}$  A/ $\text{cm}^2$ , our results are among the best reported, due to the quality, uniformity, and large band gap of the SiO<sub>x</sub> interfacial layer. Importantly, the materials used in our gate stack are standard in industrial semiconductor processing and widely available in research fabrication facilities, as well. (In contrast, some interfacial layers like Sb<sub>2</sub>O<sub>3</sub> and PTCDA have smaller band gaps and may not be compatible with industrial CMOS processes.<sup>16,23</sup>) Although the e-beam evaporated Si seed used here is not expected to be conformal on high aspect ratio 3D structures or gate-all-around transistors, low-temperature ALD processes of SiO<sub>2</sub><sup>47–49</sup> or similar seed layers exist, and could be adapted on TMDs.<sup>11,30,50,51</sup>

In summary, we studied various interfacial (seed) layers for top-gate dielectrics on monolayer MoS<sub>2</sub>. Among the seed layers used here, only Si and Ge appear benign to MoS<sub>2</sub>, and the evaporated Si provides an SiO<sub>x</sub> interfacial layer with the best results for seeding HfO<sub>2</sub> onto MoS<sub>2</sub> with nearly hysteresis-free transistor behavior. Using  $\sim 0.3$  nm Si seed, we achieve sub-1 nm top-gate equivalent oxide thickness (EOT) on monolayer MoS<sub>2</sub>, with low leakage ( $< 1$   $\mu\text{A}/\text{cm}^2$ ) and  $\sim 80$  mV/dec subthreshold swing at room temperature. Importantly, the interfacial layer can be used to tune the top-gate threshold voltage, which is a significant advance for TMD transistors. A Si-based seed layer which enables ultrathin EOT on TMDs is highly practical because all materials are CMOS-compatible, and the simple deposition can also facilitate such top-gate fabrication in many academic and research facilities.

## ■ ASSOCIATED CONTENT

### Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acs.nanolett.4c01775>.

Device fabrication details, AFM and XPS analysis, comparison of Si and Ge seed layers, discussion of top-gate EOT estimation procedure, additional current–voltage measurements and threshold voltages, approximate energy band diagram of the gate stack, top-gate leakage measurements, and comments about variation and yield (PDF)

## ■ AUTHOR INFORMATION

### Corresponding Author

Eric Pop – Department of Electrical Engineering, Stanford University, Stanford, California 94305, United States; Department of Materials Science & Engineering and Department of Applied Physics, Stanford University, Stanford, California 94305, United States; [orcid.org/0000-0003-0436-8534](https://orcid.org/0000-0003-0436-8534); Email: [epop@stanford.edu](mailto:epop@stanford.edu)

### Authors

Jung-Soo Ko – Department of Electrical Engineering, Stanford University, Stanford, California 94305, United States; [orcid.org/0009-0006-1890-9038](https://orcid.org/0009-0006-1890-9038)

Sol Lee – Department of Physics, Yonsei University, Seoul 03722, Republic of Korea; Center for Nanomedicine, Institute for Basic Science, Seoul 03722, Republic of Korea; [orcid.org/0000-0002-4334-5063](https://orcid.org/0000-0002-4334-5063)

Robert K. A. Bennett – Department of Electrical Engineering, Stanford University, Stanford, California 94305, United States; [orcid.org/0000-0001-7427-8724](https://orcid.org/0000-0001-7427-8724)

Kirstin Schauble – Department of Electrical Engineering, Stanford University, Stanford, California 94305, United States; [orcid.org/0000-0002-4130-9181](https://orcid.org/0000-0002-4130-9181)

Marc Jaikissoon – Department of Electrical Engineering, Stanford University, Stanford, California 94305, United States; [orcid.org/0000-0001-5102-6348](https://orcid.org/0000-0001-5102-6348)

Kathryn Neilson – Department of Electrical Engineering, Stanford University, Stanford, California 94305, United States; [orcid.org/0000-0003-1061-2919](https://orcid.org/0000-0003-1061-2919)

Anh Tuan Hoang – Department of Materials Science & Engineering, Stanford University, Stanford, California 94305, United States; [orcid.org/0000-0003-0911-1391](https://orcid.org/0000-0003-0911-1391)

Andrew J. Mannix – Department of Materials Science & Engineering, Stanford University, Stanford, California 94305, United States; [orcid.org/0000-0003-4788-1506](https://orcid.org/0000-0003-4788-1506)

Kwanpyo Kim – Department of Physics, Yonsei University, Seoul 03722, Republic of Korea; Center for Nanomedicine, Institute for Basic Science, Seoul 03722, Republic of Korea; [orcid.org/0000-0001-8497-2330](https://orcid.org/0000-0001-8497-2330)

Krishna C. Saraswat – Department of Electrical Engineering, Stanford University, Stanford, California 94305, United States; Department of Materials Science & Engineering,

Stanford University, Stanford, California 94305, United States

Complete contact information is available at:  
<https://pubs.acs.org/10.1021/acs.nanolett.4c01775>

## Notes

The authors declare no competing financial interest.

## ACKNOWLEDGMENTS

This work was performed in part at the Stanford Nanofabrication Facility (SNF) and the Stanford Nano Shared Facilities (SNSF) which receive funding from the National Science Foundation (NSF) as part of the NNCI award 1542152. The Stanford authors acknowledge support from Samsung and TSMC, and discussions with Matthias Passlack (TSMC), Andrew Kummel, Prabhakar Bandaru, and Shreyam Natani (UCSD). R.K.A.B. and K.N. were partly supported by Stanford Graduate Fellowships (SGF). R.K.A.B. also acknowledges support from the NSERC PGS-D Fellowship. K.N. and E.P. acknowledge partial support from SUPREME, a JUMP 2.0 center sponsored by the Semiconductor Research Corporation (SRC) and DARPA. S.L. and K.K. acknowledge support from the Basic Science Research Program at the National Research Foundation of Korea (NRF-2022R1A2C4002559) and the Institute for Basic Science (IBS-R026-D1). The authors also gratefully acknowledge Anton E.O. Persson for his feedback on the manuscript proof.

## REFERENCES

- (1) English, C. D.; Shine, G.; Dorgan, V. E.; Saraswat, K. C.; Pop, E. Improved Contacts to MoS<sub>2</sub> Transistors by Ultra-High Vacuum Metal Deposition. *Nano Lett.* **2016**, *16* (6), 3824–30.
- (2) Illarionov, Y. Y.; Smithe, K. K.; Walth, M.; Grady, R. W.; Deshmukh, S.; Pop, E.; Grasser, T. Annealing and Encapsulation of CVD-MoS<sub>2</sub> FETs with 10<sup>10</sup> On/Off Current Ratio. *Device Research Conference (DRC)* **2018**.
- (3) Tang, A.; Kumar, A.; Jaikissoon, M.; Saraswat, K.; Wong, H.-S. P.; Pop, E. Toward Low-Temperature Solid-Source Synthesis of Monolayer MoS<sub>2</sub>. *ACS Appl. Mater. Interfaces* **2021**, *13* (35), 41866–41874.
- (4) Park, J. H.; Lu, A. Y.; Shen, P. C.; Shin, B. G.; Wang, H.; Mao, N.; Xu, R.; Jung, S. J.; Ham, D.; Kern, K.; Han, Y.; Kong, J. Synthesis of High-Performance Monolayer Molybdenum Disulfide at Low Temperature. *Small Methods* **2021**, *5* (6), No. e2000720.
- (5) Fenouillet-Beranger, C.; Beaupaire, S.; Deprat, F.; Sousa, A. A. d.; Brunet, L.; Batude, P.; Rozeau, O.; Andrieu, F.; Besombes, P.; Samson, M. P.; Previtali, B.; Nemouchi, F.; Rodriguez, G.; Rodriguez, P.; Famulok, R.; Rambal, N.; Balan, V.; Saghi, Z.; Jousseau, V.; Guerin, C.; Ibars, F.; Proud, F.; Nougier, D.; Ney, D.; Delaye, V.; Dansas, H.; Federspiel, X.; Vinet, M. In Guidelines for intermediate back end of line (BEOL) for 3D sequential integration. *2017 47th European Solid-State Device Research Conference (ESSDERC)*, 2017; pp 252–255.
- (6) Kim, H. G.; Lee, H.-B.-R. Atomic Layer Deposition on 2D Materials. *Chem. Mater.* **2017**, *29* (9), 3809–3826.
- (7) Robertson, J. High dielectric constant oxides. *European Physical Journal-Applied Physics* **2004**, *28* (3), 265–291.
- (8) Ando, T.; Kwon, U.; Krishnan, S.; Frank, M. M.; Narayanan, V., Chapter 7: High-k Oxides on Si: MOSFET Gate Dielectrics. In *Thin Films on Silicon*; World Scientific: 2016; pp 323–367.
- (9) Samavedam, S.; Ryckaert, J.; Beyne, E.; Ronse, K.; Horiguchi, N.; Tokei, Z.; Radu, I.; Bardon, M.; Na, M.; Spessot, A. Future logic scaling: Towards atomic channels and deconstructed chips. *IEEE Int. Electron Devices Mtg. (IEDM)* **2020**.
- (10) Ahmed, Z.; Afzal, A.; Schram, T.; Jang, D.; Verreck, D.; Smets, Q.; Schuddinck, P.; Chehab, B.; Sutar, S.; Arutchelvan, G.; Soussou, A.; Asselberghs, I.; Spessot, A.; Radu, I. P.; Parvais, B.; Ryckaert, J.; Na, M. Introducing 2D-FETs in Device Scaling Roadmap Using DTCO. *IEEE Int. Electron Devices Mtg. (IEDM)* **2020**.
- (11) Jeong, S.-J.; Kim, H. W.; Heo, J.; Lee, M.-H.; Song, H. J.; Ku, J.; Lee, Y.; Cho, Y.; Jeon, W.; Suh, H.; et al. Physisorbed-precursor-assisted atomic layer deposition of reliable ultrathin dielectric films on inert graphene surfaces for low-power electronics. *2D Materials* **2016**, *3* (3), 035027.
- (12) Park, J. H.; Fathipour, S.; Kwak, I.; Sardashti, K.; Ahles, C. F.; Wolf, S. F.; Edmonds, M.; Vishwanath, S.; Xing, H. G.; Fullerton-Shirey, S. K.; Seabaugh, A.; Kummel, A. C. Atomic Layer Deposition of Al<sub>2</sub>O<sub>3</sub> on WSe<sub>2</sub> Functionalized by Titanyl Phthalocyanine. *ACS Nano* **2016**, *10* (7), 6888–96.
- (13) Illarionov, Y. Y.; Smithe, K. K. H.; Walth, M.; Knobloch, T.; Pop, E.; Grasser, T. Improved Hysteresis and Reliability of MoS<sub>2</sub> Transistors With High-Quality CVD Growth and Al<sub>2</sub>O<sub>3</sub> Encapsulation. *IEEE Electron Device Lett.* **2017**, *38* (12), 1763–1766.
- (14) Zhang, H.; Arutchelvan, G.; Meererschaut, J.; Gaur, A.; Conard, T.; Bender, H.; Lin, D.; Asselberghs, I.; Heyns, M.; Radu, I.; Vandervorst, W.; Delabie, A. MoS<sub>2</sub> Functionalization with a Sub-nm Thin SiO<sub>2</sub> Layer for Atomic Layer Deposition of High-κ Dielectrics. *Chem. Mater.* **2017**, *29* (16), 6772–6780.
- (15) Leonhardt, A.; Chiappe, D.; Afanas'ev, V. V.; El Kazzi, S.; Shlyakhov, I.; Conard, T.; Franquet, A.; Huyghebaert, C.; de Gendt, S. Material-Selective Doping of 2D TMDC through Al<sub>x</sub>O<sub>y</sub> Encapsulation. *ACS Appl. Mater. & Interfaces* **2019**, *11* (45), 42697–42707.
- (16) Li, W.; Zhou, J.; Cai, S.; Yu, Z.; Zhang, J.; Fang, N.; Li, T.; Wu, Y.; Chen, T.; Xie, X.; Ma, H.; Yan, K.; Dai, N.; Wu, X.; Zhao, H.; Wang, Z.; He, D.; Pan, L.; Shi, Y.; Wang, P.; Chen, W.; Nagashio, K.; Duan, X.; Wang, X. Uniform and ultrathin high-κ gate dielectrics for two-dimensional electronic devices. *Nature Electronics* **2019**, *2* (12), 563–571.
- (17) Kim, H.; Park, T.; Park, S.; Leem, M.; Ahn, W.; Lee, H.; Lee, C.; Lee, E.; Jeong, S.-J.; Park, S.; Kim, Y.; Kim, H. Ultrathin monolithic HfO<sub>2</sub> formed by HF-seeded atomic layer deposition on MoS<sub>2</sub>: Film characteristics and its transistor application. *Thin Solid Films* **2019**, *673*, 112–118.
- (18) Knobloch, T.; Illarionov, Y. Y.; Ducry, F.; Schleich, C.; Wachter, S.; Watanabe, K.; Taniguchi, T.; Mueller, T.; Walth, M.; Lanza, M.; Vexler, M. I.; Luisier, M.; Grasser, T. The performance limits of hexagonal boron nitride as an insulator for scaled CMOS devices based on two-dimensional materials. *Nature Electronics* **2021**, *4* (2), 98–108.
- (19) Dorow, C.; O'Brien, K.; Naylor, C. H.; Lee, S.; Penumatcha, A.; Hsiao, A.; Tronic, T.; Christenson, M.; Maxey, K.; Zhu, H.; Oni, A.; Alaun, U.; Gosavi, T.; Gupta, A. S.; Bristol, R.; Clendenning, S.; Metz, M.; Avci, U. Advancing Monolayer 2-D nMOS and pMOS Transistor Integration From Growth to Van Der Waals Interface Engineering for Ultimate CMOS Scaling. *IEEE Trans. Electron Devices* **2021**, *68* (12), 6592–6598.
- (20) McClellan, C. J.; Yalon, E.; Smithe, K. K. H.; Suryavanshi, S. V.; Pop, E. High Current Density in Monolayer MoS<sub>2</sub> Doped by AlO<sub>x</sub>. *ACS Nano* **2021**, *15* (1), 1587–1596.
- (21) Lee, T.-E.; Su, Y.-C.; Lin, B.-J.; Chen, Y.-X.; Yun, W.-S.; Ho, P.-H.; Wang, J.-F.; Su, S.-K.; Hsu, C.-F.; Mao, P.-S.; Chang, Y.-C.; Chien, C.-H.; Liu, B.-H.; Su, C.-Y.; Kei, C.-C.; Wang, H.; Wong, H.-S. P.; Lee, T. Y.; Chang, W.-H.; Cheng, C.-C.; Radu, I. P. Nearly Ideal Subthreshold Swing in Monolayer MoS<sub>2</sub> Top-Gate nFETs with Scaled EOT of 1 nm. *IEEE Int. Electron Devices Mtg. (IEDM)* **2022**.
- (22) Uchiyama, H.; Maruyama, K.; Chen, E.; Nishimura, T.; Nagashio, K. A Monolayer MoS<sub>2</sub> FET with an EOT of 1.1 nm Achieved by the Direct Formation of a High-kappa Er<sub>2</sub>O<sub>3</sub> Insulator Through Thermal Evaporation. *Small* **2023**, *19* (15), No. e2207394.
- (23) Xu, Y.; Liu, T.; Liu, K.; Zhao, Y.; Liu, L.; Li, P.; Nie, A.; Liu, L.; Yu, J.; Feng, X.; Zhuge, F.; Li, H.; Wang, X.; Zhai, T. Scalable integration of hybrid high-κ dielectric materials on two-dimensional semiconductors. *Nat. Mater.* **2023**, *22* (9), 1078–1084.



- (24) Lan, H.-Y.; Oleshko, V. P.; Davydov, A. V.; Appenzeller, J.; Chen, Z. Dielectric Interface Engineering for High-Performance Monolayer MoS<sub>2</sub> Transistors via TaO<sub>x</sub> Interfacial Layer. *IEEE Trans. Electron Devices* **2023**, *70* (4), 2067–2074.
- (25) Smithe, K. K. H.; English, C. D.; Suryavanshi, S. V.; Pop, E. Intrinsic electrical transport and performance projections of synthetic monolayer MoS<sub>2</sub> devices. *2D Materials* **2017**, *4* (1), 011009.
- (26) Schauble, K.; Zakhidov, D.; Yalon, E.; Deshmukh, S.; Grady, R. W.; Cooley, K. A.; McClellan, C. J.; Vaziri, S.; Passarello, D.; Mohnhey, S. E.; Toney, M. F.; Sood, A. K.; Salleo, A.; Pop, E. Uncovering the Effects of Metal Contacts on Monolayer MoS<sub>2</sub>. *ACS Nano* **2020**, *14* (11), 14798–14808.
- (27) Mignuzzi, S.; Pollard, A. J.; Bonini, N.; Brennan, B.; Gilmore, I. S.; Pimenta, M. A.; Richards, D.; Roy, D. Effect of disorder on Raman scattering of single-layer MoS<sub>2</sub>. *Phys. Rev. B* **2015**, *91* (19), 195411.
- (28) Jaikissoon, M.; Ko, J.-S.; Pop, E.; Saraswat, K. C. Local Back-Gate Monolayer MoS<sub>2</sub> Transistors with Channel Lengths Down to 50 nm and EOT ~ 1 nm Showing Improved I<sub>on</sub> using Post-Metal Anneal. *Device Research Conference (DRC)* **2023**.
- (29) English, C. D.; Smithe, K. K.; Xu, R. L.; Pop, E. Approaching ballistic transport in monolayer MoS<sub>2</sub> transistors with self-aligned 10 nm top gates. *IEEE Int. Electron Devices Mtg. (IEDM)* **2016**.
- (30) Ko, J.-S.; Zhang, Z.; Lee, S.; Jaikissoon, M.; Bennett, R. K.; Kim, K.; Kummel, A. C.; Bandaru, P.; Pop, E.; Saraswat, K. C., Ultrathin Gate Dielectric Enabled by Nanofog Aluminum Oxide on Monolayer MoS<sub>2</sub>. *IEEE 53rd European Solid-State Device Research Conference (ESSDERC)* **2023**.
- (31) Bennett, R. K.; Pop, E. How Do Quantum Effects Influence the Capacitance and Carrier Density of Monolayer MoS<sub>2</sub> Transistors? *Nano Lett.* **2023**, *23* (5), 1666–1672.
- (32) Ortiz-Conde, A.; García-Sánchez, F. J.; Muci, J.; Terán Barrios, A.; Liou, J. J.; Ho, C.-S. Revisiting MOSFET threshold voltage extraction methods. *Microelectronics Reliability* **2013**, *53* (1), 90–104.
- (33) Cheng, Z.; Pang, C.-S.; Wang, P.; Le, S. T.; Wu, Y.; Shahrjerdi, D.; Radu, I.; Lemme, M. C.; Peng, L.-M.; Duan, X.; Chen, Z.; Appenzeller, J.; Koester, S. J.; Pop, E.; Franklin, A. D.; Richter, C. A. How to report and benchmark emerging field-effect transistors. *Nature Electronics* **2022**, *5* (7), 416–423.
- (34) Smithe, K. K.; Suryavanshi, S. V.; Muñoz Rojo, M.; Tedjarati, A. D.; Pop, E. Low variability in synthetic monolayer MoS<sub>2</sub> devices. *ACS Nano* **2017**, *11* (8), 8456–8463.
- (35) Sebastian, A.; Pendurthi, R.; Choudhury, T. H.; Redwing, J. M.; Das, S. Benchmarking monolayer MoS<sub>2</sub> and WS<sub>2</sub> field-effect transistors. *Nat. Commun.* **2021**, *12* (1), 693.
- (36) Tseng, H.-H.; Kirsch, P.; Park, C. S.; Bersuker, G.; Majhi, P.; Hussain, M.; Jammy, R. The progress and challenges of threshold voltage control of high-k/metal-gated devices for advanced technologies (Invited Paper). *Microelectron. Eng.* **2009**, *86* (7), 1722–1727.
- (37) Abe, Y.; Miyata, N.; Shiraki, Y.; Yasuda, T. Dipole formation at direct-contact HfO<sub>2</sub>/Si interface. *Appl. Phys. Lett.* **2007**, *90* (17), 172906.
- (38) Lin, L.; Robertson, J. Atomic mechanism of electric dipole formed at high-K: SiO<sub>2</sub> interface. *J. Appl. Phys.* **2011**, *109* (9), 094502.
- (39) Kita, K.; Kamata, H.; Fei, J. Interface Dipole Layers between Two Dielectrics: Considerations on Physical Origins and Opportunities to Control Their Formation. *Int. Conf. Solid State Devices & Materials* **2017**, 499–500.
- (40) Daus, A.; Vogt, C.; Munzenrieder, N.; Petti, L.; Knobelspies, S.; Cantarella, G.; Luisier, M.; Salvatore, G. A.; Troster, G. Charge Trapping Mechanism Leading to Sub-60-mV/decade-Swing FETs. *IEEE Trans. Electron Devices* **2017**, *64* (7), 2789–2796.
- (41) Dennard, R. H.; Gaensslen, F. H.; Yu, H. N.; Rideout, V. L.; Bassous, E.; LeBlanc, A. R. Design of ion-implanted MOSFET's with very small physical dimensions. *IEEE Journal of Solid-State Circuits* **1974**, *9* (5), 256–268.
- (42) Fang, N.; Nagashio, K. Quantum-mechanical effect in atomically thin MoS<sub>2</sub> FET. *2D Materials* **2020**, *7* (1), 014001.
- (43) Illarionov, Y. Y.; Banskchikov, A. G.; Polyushkin, D. K.; Wachter, S.; Knobloch, T.; Thesberg, M.; Mennel, L.; Paur, M.; Stöger-Pollach, M.; Steiger-Thirsfeld, A.; Vexler, M. I.; Waltl, M.; Sokolov, N. S.; Mueller, T.; Grasser, T. Ultrathin calcium fluoride insulators for two-dimensional field-effect transistors. *Nature Electronics* **2019**, *2* (6), 230–235.
- (44) Huang, J. K.; Wan, Y.; Shi, J.; Zhang, J.; Wang, Z.; Wang, W.; Yang, N.; Liu, Y.; Lin, C. H.; Guan, X.; Hu, L.; Yang, Z. L.; Huang, B. C.; Chiu, Y. P.; Yang, J.; Tung, V.; Wang, D.; Kalantar-Zadeh, K.; Wu, T.; Zu, X.; Qiao, L.; Li, L. J.; Li, S. High-kappa perovskite membranes as insulators for two-dimensional transistors. *Nature* **2022**, *605* (7909), 262–267.
- (45) Bennett, R. K.; Hoang, L.; Cremers, C.; Mannix, A. J.; Pop, E. Mobility and Threshold Voltage Extraction in Transistors with Gate-Voltage-Dependent Contact Resistance. *npj 2D Materials and Applications*, 2025, in press. DOI: 10.1038/s41699-024-00506-4.
- (46) Numata, T.; Takagi, S. I. Device Design for Subthreshold Slope and Threshold Voltage Control in Sub-100-nm Fully Depleted SOI MOSFETs. *IEEE Trans. Electron Devices* **2004**, *51* (12), 2161–2167.
- (47) Kim, D. H.; Lee, H. J.; Jeong, H.; Shong, B.; Kim, W.-H.; Park, T. J. Thermal Atomic Layer Deposition of Device-Quality SiO<sub>2</sub> Thin Films under 100 °C Using an Aminodisilane Precursor. *Chem. Mater.* **2019**, *31* (15), 5502–5508.
- (48) Hiller, D.; Zierold, R.; Bachmann, J.; Alexe, M.; Yang, Y.; Gerlach, J. W.; Stesmans, A.; Jivanescu, M.; Müller, U.; Vogt, J.; Hilmer, H.; Löper, P.; Künle, M.; Munnik, F.; Nielsch, K.; Zacharias, M. Low temperature silicon dioxide by thermal atomic layer deposition: Investigation of material properties. *J. Appl. Phys.* **2010**, *107* (6), 064314.
- (49) Burton, B. B.; Kang, S. W.; Rhee, S. W.; George, S. M. SiO<sub>2</sub> Atomic Layer Deposition Using Tris(dimethylamino)silane and Hydrogen Peroxide Studied by in Situ Transmission FTIR Spectroscopy. *J. Phys. Chem. C* **2009**, *113* (19), 8249–8257.
- (50) Zhang, Z.; Passlack, M.; Pitner, G.; Kuo, C. H.; Ueda, S. T.; Huang, J.; Kashyap, H.; Wang, V.; Spiegelman, J.; Lam, K. T.; Liang, Y. C.; Liew, S. L.; Hsu, C. F.; Kummel, A. C.; Bandaru, P. Sub-Nanometer Interfacial Oxides on Highly Oriented Pyrolytic Graphite and Carbon Nanotubes Enabled by Lateral Oxide Growth. *ACS Appl. Mater. Interfaces* **2022**, *14* (9), 11873–11882.
- (51) Ko, J.-S.; Shearer, A. B.; Lee, S.; Neilson, K.; Jaikissoon, M.; Kim, K.; Bent, S. F.; Pop, E.; Saraswat, K. C. Achieving 1-nm-Scale Equivalent Oxide Thickness Top-Gate Dielectric on Monolayer Transition Metal Dichalcogenide Transistors With CMOS-Friendly Approaches. *IEEE Trans. Electron Devices* **2025**, in press, DOI: 10.1109/TED.2024.3466112.

## Supporting Information

### **Sub-Nanometer Equivalent Oxide Thickness and Threshold Voltage Control Enabled by Silicon Seed Layer on Monolayer MoS<sub>2</sub> Transistors**

Jung-Soo Ko,<sup>1</sup> Sol Lee,<sup>2,3</sup> Robert K. A. Bennett,<sup>1</sup> Kirstin Schauble,<sup>1</sup> Marc Jaikissoon,<sup>1</sup> Kathryn Neilson,<sup>1</sup> Anh Tuan Hoang,<sup>4</sup> Andrew J. Mannix,<sup>4</sup> Kwanpyo Kim,<sup>2,3</sup> Krishna C. Saraswat,<sup>1,4</sup> Eric Pop<sup>1,4,5</sup>

<sup>1</sup>*Department of Electrical Engineering, Stanford University, Stanford, CA 94305, USA*

<sup>2</sup>*Department of Physics, Yonsei University, Seoul 03722, Republic of Korea*

<sup>3</sup>*Center for Nanomedicine, Institute for Basic Science, Seoul 03722, Republic of Korea*


<sup>4</sup>*Department of Materials Science & Engineering, Stanford University, Stanford, CA 94305, USA*

<sup>5</sup>*Department of Applied Physics, Stanford University, Stanford, CA 94305, USA*

#### **1. Device Fabrication Process Flow**

As shown in **Figure S1**, MoS<sub>2</sub> is first grown by chemical vapor deposition (CVD) at 750 °C on a thermally oxidized SiO<sub>2</sub> (90 nm) on p<sup>++</sup> Si substrates.<sup>1</sup> After depositing alignment markers, we define and pattern large contact pads (100 × 100 μm<sup>2</sup>) consisting of SiO<sub>2</sub> (10 nm), Ti (2 nm), and Pd (30 to 50 nm), followed by lift-off. The SiO<sub>2</sub> under the pads minimizes pad-to-substrate leakage. Then, device channels are patterned by electron-beam lithography and etched using XeF<sub>2</sub> chemistry. Next, Au source and drain contacts are patterned and e-beam evaporated (from 45 to 90 nm thick, among various samples), connecting the MoS<sub>2</sub> channels with the large contact pads. After this step, the devices can serve as back-gated transistors using the highly-doped Si as the global back-gate.

For top-gating, dielectric seed layers are e-beam evaporated at ~10<sup>-7</sup> Torr. After the seed layers are evaporated, they are exposed to air before the Raman and X-ray photoelectron spectroscopy (XPS) measurements shown in **Figure 1** of the main text. Only the Si and Ge seeds are chosen for subsequent top-gate formation and, on average, these were exposed to air for ~1 hour before placing them in the atomic layer deposition (ALD) chamber. The samples sit in the ALD chamber at 200 °C for ~30 min before HfO<sub>2</sub> is deposited at 200 °C using tetrakis(dimethylamido)hafnium and H<sub>2</sub>O. Based on a previous study,<sup>2</sup> sub-1 nm thin Si layers on MoS<sub>2</sub> are not continuous and they are expected to fully oxidize. For example, we do not see evidence of remaining Si on the MoS<sub>2</sub> from TEM in our main text **Figure 2**, and we also do not see remaining Si on the surface from XPS, as shown in **Figure S2** below.




**Figure S1.** Top-gated transistor fabrication process flow starting from as-grown CVD monolayer MoS<sub>2</sub> on a SiO<sub>2</sub>/p<sup>++</sup> substrate. Figures show the cross-section of the devices. The devices are also back-gated by the p<sup>++</sup> Si.



Finally, we pattern, e-beam evaporate, and lift-off the Pd top-gate. Then, we etch the top gate oxide over the large-area pads (to enable probing) using inductively-coupled plasma etching with CF<sub>4</sub>. All measurements are performed at room temperature (unless stated otherwise) in a vacuum probe station at  $\sim 10^{-4}$  Torr. Top-gated devices were annealed in the same vacuum probe station at 150 °C, while those without a top gate were annealed at 250 °C, both for two hours.

## 2. Comparison Before and After Seed Layer Deposition on Monolayer MoS<sub>2</sub>



**Figure S2.** (a) Wider range of the Raman spectra from **Figure 1c**. (b) XPS measurement of evaporated Si  $\sim 0.3$  nm after oxidation, on our lab-grown monolayer MoS<sub>2</sub> on SiO<sub>2</sub>/Si substrate and (c) XPS of bare Si substrate with native oxide. The Si-Si bonding signal appears at  $\sim 99.4$  eV only in the bare Si sample with native oxide, but not in the Si seed layer on MoS<sub>2</sub> sample, indicating that our ultrathin evaporated Si seed layer oxidizes into amorphous SiO<sub>x</sub>.


**Figure S2a** shows Raman spectra between 200 and 600 cm<sup>-1</sup> from the main text **Figure 2a**, normalized to the Si peak at 520 cm<sup>-1</sup>. Raman spectra are measured in air, using a Horiba Labram, with a 532 nm wavelength laser source, 2.5% incident power (corresponding to 0.12 mW), and 1800 grooves/mm grating. Note that with Al<sub>2</sub>O<sub>3</sub> evaporation on monolayer MoS<sub>2</sub>, we see the appearance of the LA(M) peak, indicating damage to the monolayer MoS<sub>2</sub>.<sup>3</sup> **Figures S2b,c** display XPS measurements of oxidized Si seed on MoS<sub>2</sub> (on SiO<sub>2</sub>) and of a Si surface with native SiO<sub>2</sub>. The samples with Si seed on MoS<sub>2</sub> were exposed to air for a few hours, similar to the device top-gate fabrication steps, and this Si seed appears almost completely oxidized to SiO<sub>x</sub>. Any remaining Si is expected to oxidize in the ALD chamber, before and during the subsequent HfO<sub>2</sub> deposition at 200 °C.

**Table S1** shows the list of evaporated seed layers used in this work and information about damage or reaction with the monolayer MoS<sub>2</sub>, melting point, and enthalpy of formation with sulfur and oxygen.

| Seed                           | Damage or Reaction with Monolayer MoS <sub>2</sub> | Melting Point (°C) | Enthalpy of Formation with Sulfur (kJ/mol) | Enthalpy of Formation with Oxygen (kJ/mol) |
|--------------------------------|--|--------------------|--|--|
| Si                             | No   | 1410               | -120                                       | -859                                       |
| Ge                             | No   | 938                | -69  | -452                                       |
| Al <sub>2</sub> O <sub>3</sub> | Yes  | 2072               | -  | -  |
| Hf                             | Yes  | 2227               | -248.9                                     | -1112                                      |
| La                             | Yes  | 920                | -912                                       | -1195                                      |
| Gd                             | Yes  | 1312               | -  | -1213                                      |

**Table S1.** Table of investigated seed layer materials, damage or reaction with monolayer MoS<sub>2</sub> (based on Raman and XPS spectra in main text **Figures 1c,d**), melting point, and enthalpy of formation with sulfur and oxygen.<sup>4-7</sup>

**Figure S3** shows atomic force microscopy (AFM) maps of as-grown monolayer MoS<sub>2</sub>, and after evaporating Si or Ge. The root-mean-square (RMS) roughness does not change much after Si evaporation, suggesting that Si forms a uniform seeding layer on MoS<sub>2</sub>. With Ge evaporation, we observe Ge clustering that leads to pinholes visible from the AFM image.




**Figure S3.** Atomic force microscopy images of (a) bare, as-grown monolayer MoS<sub>2</sub> (on SiO<sub>2</sub>), (b) after Si evaporation, (c) after Ge evaporation, and (d) zoomed-in image from the dashed square in (c). Seed layers are deposited with 0.2 Å/s rate and thickness of ~1 nm. Root-mean-square roughness RMS = 0.20 nm for bare MoS<sub>2</sub>, 0.25 nm after Si evaporation, and 0.55 nm after Ge evaporation.

**Figures S4a,b** show measured transfer characteristics of back-gated monolayer MoS<sub>2</sub> field-effect transistors (FETs) without any top gates. Devices are first measured as fabricated (in blue) and then re-measured after Si or Ge seed evaporation (red). Measurements are done in vacuum after annealing at 250 °C to remove surface moisture, before each measurement (i.e., devices with seed layer on the MoS<sub>2</sub> channel have undergone two such vacuum anneal steps, see **Figure S4c**). The Si seed layer shifts the average back-gate threshold voltage more negative and the Ge seed shifts it in a positive direction, on average. This occurs likely due to different signs of fixed charge<sup>8-9</sup> (i.e., positive vs. negative) in the sub-stoichiometric SiO<sub>x</sub> and GeO<sub>x</sub> layers formed on top of the MoS<sub>2</sub> channel.

The average field-effect mobility of all measured devices in **Figure S4a** decreases by ~17% from ~32 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> before to ~27 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> after Si seed layer evaporation. With Ge seed evaporation, the average field-effect mobility decreases by ~29% from ~34 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> (before) to ~24 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> (after). These mobility values are nevertheless well within the typical range we have previously found for our CVD-grown monolayer MoS<sub>2</sub>, including growth-to-growth and device-to-device variations.<sup>10-11</sup>

The reduced mobility after seed layer evaporation could be attributed to one or more of three causes: (1) The oxidized seed layers (as SiO<sub>x</sub> or GeO<sub>x</sub>) may introduce some amount of interfacial charged impurities or interface surface roughness, which increase electron scattering in the MoS<sub>2</sub> channel. (2) The samples with seed layer have undergone *two* anneal steps at 250 °C (**Figure S4c**) to remove surface moisture, and the additional anneal could have affected the monolayer MoS<sub>2</sub>. (3) The seed evaporation process *could* introduce some defects in the MoS<sub>2</sub> (due to thermal energy from the evaporation) which


are not detectable by Raman spectroscopy in main text **Figure 1c**. We think the latter is less likely, because Si has a higher melting point than Ge (see **Table S1**) but shows a lower average decrease of field-effect mobility. The devices employed here are 3  $\mu\text{m}$  long, and we expect that the field-effect mobility is a reasonable proxy for transport in the channel, with contacts playing less of a role.



**Figure S4.** Measured  $I_D$  vs.  $V_{BG}$  using (a)  $\sim 1$  nm Si seed layer and (b)  $\sim 1$  nm Ge seed layer on monolayer  $\text{MoS}_2$  (no  $\text{HfO}_2$  and no top-gate). Channels are  $L = 3 \mu\text{m}$  long. Blue curves are from as-fabricated devices, red curves are after seed layer evaporation. Solid and dashed lines show forward and reverse sweeps, respectively. 6 devices are shown for Si and 5 for Ge seed layer. On average, the Si seed shifts the back-gate  $V_T$  negatively and decreases the average field-effect mobility by  $\sim 17\%$ . The Ge seed slightly shifts the back-gate  $V_T$  positively and decreases the average field-effect mobility by  $\sim 29\%$ . (c) Measurement steps for the back-gated monolayer  $\text{MoS}_2$  transistors in (a) and (b); measurements are conducted at room temperature, in a vacuum probe station after annealing at  $250^\circ\text{C}$ . Note that red curves in (a) and (b) have gone through two  $250^\circ\text{C}$  anneal steps in the probe station vacuum before measurement.

### 3. Top-gated Monolayer $\text{MoS}_2$ FETs Comparing Si and Ge Seed Layer

**Figure S5** shows the  $I_D$ - $V_{TG}$  curves of top-gated  $\text{MoS}_2$  FET using Si or Ge seed layers for ALD  $\text{HfO}_2$ . Measurements are done in an  $\text{N}_2$  environment after annealing in vacuum at  $150^\circ\text{C}$ . Seed layers are all deposited at a rate of  $0.2 \text{ \AA/s}$  for  $\sim 1$  nm, followed by 38 cycles ( $\sim 5$  nm) of ALD  $\text{HfO}_2$  and Pd top gate (as described in **Figure S1**). Compared to Ge, the  $\sim 1$  nm Si seed enables smaller hysteresis and steeper subthreshold slope at any drain current, indicating that Si (which oxidizes to  $\text{SiO}_x$  after removal from the evaporation chamber) provides a better interface to  $\text{MoS}_2$ .




**Figure S5.** Measured  $I_D$  vs.  $V_{TG}$  from top-gated (TG) monolayer  $\text{MoS}_2$  FETs with  $L = 3 \mu\text{m}$  using (a)  $\sim 1$  nm Si seed layer and (b)  $\sim 1$  nm Ge seed layer. Measurements were done in  $\text{N}_2$  ambient without annealing prior to electrical characterization, at  $V_{BG} = 0 \text{ V}$  and  $V_{DS} = 0.1 \text{ V}$ . Solid and dashed lines show forward and reverse sweeps, respectively.



#### 4. Top-gated Monolayer MoS<sub>2</sub> FETs Using Ultrathin Evaporated Si Seed Layer

For the transmission electron microscopy (TEM) image in main text **Figure 2**, cross-sectional TEM samples are prepared using a focused ion beam (Crossbeam 540, ZEISS). TEM, high-angle annular dark-field scanning TEM (HAADF-STEM) imaging, and scanning TEM energy dispersive X-ray spectroscopy (EDS) mapping are performed with a double Cs-aberration corrected ARM-200F operated at 200 kV. For HAADF imaging, the detector’s inner and outer collection semi-angles were set to 68 and 280 mrad, respectively, with a convergence semi-angle of 30 mrad.




**Figure S6.** (a) Measured  $I_D$  vs.  $V_{TG}$  curves from a 1  $\mu\text{m}$ -long top-gated MoS<sub>2</sub> FET using 0.7 nm Si seed layer followed by 38 cycles of ALD HfO<sub>2</sub>. Devices are measured at  $V_{DS} = 0.1$  V and  $V_{BG}$  ranges from 25 V to 50 V with a 5 V step. (b) Threshold voltages from the top gate sweep as a function of the applied  $V_{BG}$  from (a). Top-gate threshold voltages were extracted at the constant current of 0.1 nA/ $\mu\text{m}$  [dashed line in (a)].

**Figure S6** shows the EOT estimated using the transistor transfer characteristics from a 1  $\mu\text{m}$  long device on the same chip that has the device shown in main text **Figure 2**. The top-gate dielectric consists of 0.7 nm evaporated Si seed followed by 38 cycles of ALD HfO<sub>2</sub>. **Figure S6a** shows measured  $I_D$ - $V_{TG}$  curves at various  $V_{BG}$  and **Figure S6b** shows the extracted top-gate threshold voltages ( $V_{T,TG}$ ) from the top gate sweeps as a function of the applied back-gate biases. Here, we extract  $V_{T,TG}$  by the constant current method<sup>12</sup> at 0.1 nA/ $\mu\text{m}$ , to ensure that for all given  $V_{BG}$ , subthreshold swings (around  $V_{T,TG}$ ) are nearly the same at the fixed constant current. We have also tested this extraction method at 10 pA/ $\mu\text{m}$ , 1 nA/ $\mu\text{m}$  and 10 nA/ $\mu\text{m}$ , all with similar results. The magnitude of the slope in **Figure S6b** represents the ratio of the top-gate EOT to the back-gate EOT (here, 90 nm).<sup>13-17</sup> For this particular device type, the extracted top-gate dielectric EOT =  $2.1 \pm 0.3$  nm, where the mean and error are estimated by linear fitting to subsets of 3 to 6 points among the ones shown in **Figure S6b**.

#### 5. Additional Discussion on the Top-Gate EOT Estimate


The procedure we have used to estimate the EOT relies on a simple capacitance divider (between the top-gate and bottom-gate), and it is widely used in the 2D transistor literature.<sup>13-17</sup> We have found that the most important consideration is to minimize the effects of the transistor contacts, because the fringing fields around the contacts are not identical from the top gate compared to the bottom gate (the rest of the channel is a parallel plate capacitor). To achieve this, we rely on long-channel devices (3  $\mu\text{m}$ , unless stated otherwise) for such estimates throughout our work. That these can be considered proper long-channel devices is apparent from our previous work with such Au contacts,<sup>18</sup> and can also be seen in main text **Figure 3d**. In addition, we have found that estimating the EOT only at large  $V_{BG}$  is important, because this “gates the contacts” and minimizes their Schottky barrier. In **Figure S7** below, we show an example where we have swept the back-gate voltage over a much wider range,

while monitoring the top-gate threshold voltage,  $V_{T,TG}$ . The correct EOT ( $\approx 1$  nm) can be estimated at  $V_{BG} > 30$  V here (red slope below), because at lower back-gate voltages the contacts dominate and cause an erroneous EOT estimate. It is also important to use  $I$ - $V$  measurements with very low hysteresis for this technique, as done throughout this study.




**Figure S7.** (a) Measured  $I_D$  vs.  $V_{TG}$  from a 3  $\mu\text{m}$  long top-gated  $\text{MoS}_2$  transistor with 0.3 nm Si seed layer followed by 38 cycles of ALD  $\text{HfO}_2$ . The measurement is deliberately shown over a wide  $V_{BG}$  range (-25 V to 50 V). The top-gate threshold voltage  $V_{T,TG}$  in (b) is taken at constant current of 0.1  $\text{nA}/\mu\text{m}$  vs. applied  $V_{BG}$ . The EOT can be estimated from the magnitude of the slope, but the blue slope at low  $V_{BG}$  gives an incorrect EOT estimate due to contact effects. The red slope at high  $V_{BG}$  “back-gates” the contacts and minimizes their effect, giving the correct EOT  $\approx 1$  nm. The red slope is the ratio of top-gate EOT to the back-gate EOT (here 90 nm  $\text{SiO}_2$ ).

Whenever possible, we also compare the estimated EOT with the physical thickness estimated from cross-sectional TEM images (e.g., in main text **Figure 2**). In a separate effort,<sup>19</sup> we fabricated a chip with top-gate dielectric of 0.2 nm Si seed followed by 38 cycles ALD  $\text{HfO}_2$  (same as for the transistors shown in the main manuscript). After electrical analysis, this also provided a top-gate EOT of  $\sim 0.9$  nm using our estimates. We note that both 0.2 and 0.3 nm Si seed layers are very likely discontinuous, so it is unsurprising that they yield similar EOT (0.9 to 1 nm) when followed by the same 38 cycles of  $\text{HfO}_2$ . **Figure S8** below displays this analysis, where the estimated  $\sim 0.9$  nm EOT is in good agreement with the physical thickness from TEM, using the typical dielectric constants of our oxides.




**Figure S8.** (a) Cross-section TEM image of top-gated (TG) monolayer  $\text{MoS}_2$  transistor channel using TG dielectric of 0.2 nm evaporated Si seed followed by 38 cycles ALD  $\text{HfO}_2$  (same number of cycles as for devices in our main manuscript). (b) Measured  $I_D$  vs.  $V_{TG}$  at  $V_{BG}$  from 54 V to 60 V with a 1 V step on the  $\text{MoS}_2$  device from (a), and its corresponding (c)  $V_{T,TG}$  vs.  $V_{BG}$  ( $V_T$  is extracted by constant current at 0.1  $\text{nA}/\mu\text{m}$ ).

## 6. Additional Figures and Discussion



**Figure S9.** Measured  $I_D$  vs.  $V_{TG}$  curves from top-gated monolayer MoS<sub>2</sub> devices with Si seed layer thicknesses of 0.3 nm (red), 0.4 nm (blue), and 0.7 nm (green) followed by 38 cycles of ALD HfO<sub>2</sub> and the Pd top gate. All device channels are 3  $\mu\text{m}$  long, and measurements are done with  $V_{DS} = 0.1$  V and back-gate bias  $V_{BG} = 0$  V. The number of measured devices is 9, 16, and 6 for 0.3, 0.4, and 0.7 nm of evaporated Si seed, respectively. Solid and dashed lines represent forward and reverse sweeps, respectively, showing minimal hysteresis.


**Figure S9** shows measured  $I_D$  vs.  $V_{TG}$  curves from 3  $\mu\text{m}$  long top-gated monolayer MoS<sub>2</sub> transistors with varying evaporated Si seed thicknesses of 0.3, 0.4 and 0.7 nm. On average, we observe a negative shift of the top-gate threshold voltage when reducing the Si seed thickness. (This figure is where the  $V_{T,TG}$  from main text Figure 3a are taken from, at 10 nA/ $\mu\text{m}$ .) We note that there is some variation in the number of devices reported in **Figure S9** for each group, which is due to differences in fabrication yield, initially arising from variations in MoS<sub>2</sub> growth and back-gated device functionality. Among working back-gated devices, the top-gate process with Si seed yielded >90% success rate, especially for the later sets (with 0.3-0.4 nm Si seed) compared to earlier ones, as our top-gate process improved.



**Figure S10.** Top-gate threshold voltage vs. Si seed thickness for the devices from main text **Figure 3a**, but extracting  $V_{T,TG}$  at 100 nA/ $\mu\text{m}$  constant current. A few devices in **Figure 3a** that do not reach 100 nA/ $\mu\text{m}$  are excluded here. Within each group the data points are given small (random) lateral offsets to make them easier to distinguish.


**Figure S10** shows the top-gate threshold voltage ( $V_{T,TG}$ ) as a function of the evaporated Si seed thickness, with  $V_{T,TG}$  extracted at a higher constant current (100 nA/ $\mu\text{m}$ ) than in **Figure 3a** (10 nA/ $\mu\text{m}$ ). As expected, the median  $V_{T,TG}$  values for each Si seed thickness are higher here than in **Figure 3a**, but the trend is the same: the  $V_{T,TG}$  decreases as the Si seed layer thickness decreases.






**Figure S11.** Approximate energy band diagram through the top gate, the gate dielectric stack, the MoS<sub>2</sub> channel, and the SiO<sub>2</sub>/Si substrate, at flatband ( $V_{TG} = V_{FB}$ ). Here a dipole at the HfO<sub>2</sub>/SiO<sub>x</sub> interface,  $\phi_d$ , has been suggested<sup>20-21</sup> to increase the flatband voltage,  $V_{FB}$  (vs. the case without a dipole). As the SiO<sub>x</sub> thickness is reduced, this dipole could be diminished, causing a flatband ( $V_{FB}$ ) voltage reduction and thus a  $V_{T,TG}$  reduction, as shown in Figure 3a. A similar explanation of the observed  $V_{T,TG}$  roll-off could be provided by enhanced positive charge generation in the interfacial SiO<sub>x</sub> layer as its thickness is reduced below a critical value.<sup>9</sup> We note that the trend observed in Figure 3a is *opposite* of that expected from reducing EOT in traditional Si transistors,<sup>22</sup> when considering the depletion charge in MoS<sub>2</sub> is positive ( $n$ -doping by S vacancies) rather than negative in traditional  $n$ -type Si transistors with acceptor channel doping. In the figure,  $\Phi_{Pd}$  is the gate workfunction,  $\chi$  are electron affinities,  $\phi_d$  is the dipole,  $E_G$  is the monolayer MoS<sub>2</sub> band gap,  $E_0$  is the vacuum level,  $E_C$  is the conduction band, and  $E_F$  is the Fermi level. Layer thicknesses are not to scale.

**Figure S11** shows the approximate energy band diagram of the gate dielectric stack from the top-gate Pd metal down to the p<sup>++</sup> Si back-gate at the flat-band condition. The dipole at the interface of the SiO<sub>x</sub> seed and the ALD HfO<sub>2</sub> is represented as  $q\phi_d$ . As the SiO<sub>x</sub> thickness decreases below some critical 0.8-1.0 nm range, the dipole is reduced or destroyed, causing decreasing  $V_{FB}$  and  $V_T$ .<sup>23</sup>




**Figure S12.** Top-gate leakage current density vs. applied top-gate voltage ( $V_{TG}$ ) from a 1  $\mu\text{m}$ -long device with a monolayer MoS<sub>2</sub> channel, and a top-gate stack with 0.3 nm Si seed layer, 38 cycles ALD HfO<sub>2</sub> (same as for all devices in this work, unless stated otherwise), and Pd gate. The top gate does not show dielectric breakdown up to  $V_{TG} = 4$  V. As the top gate overlaps with the source/drain, the gate leakage purely from the channel is lower than shown.

**Figure S12** displays the top-gate leakage current density as a function of the top-gate voltage from a 1  $\mu\text{m}$ -long device using a top-gate dielectric of 0.3 nm evaporated Si seed layer followed by 38 cycles of ALD  $\text{HfO}_2$ . This device is on the same chip as the device with EOT  $\approx 0.90$  nm (in Figure 4a) and it shows breakdown voltage higher than 4 V. The relatively good (low) leakage and (high) breakdown voltage is at least in part enabled by the large band gap of the interfacial  $\text{SiO}_x$  layer.



**Figure S13.** (a) Measured drain current vs. top-gate voltage with various back-gate biases using evaporated 0.4 nm Si seed followed by 38 cycles of ALD  $\text{HfO}_2$ .  $V_{\text{DS}} = 0.1$  V is applied, and the channel length of this device is 3  $\mu\text{m}$ . The  $V_{\text{T,TG}}$  was extracted at a constant current of 0.1  $\text{nA}/\mu\text{m}$  [dashed line in (a)]. (b) Extracted  $V_{\text{T,TG}}$  vs. back-gate voltage, wherein the magnitude of the linear slope represents the ratio of top-gate and back-gate EOT.

**Figure S13a** shows measured  $I_{\text{D}}$  vs.  $V_{\text{TG}}$  curves from a 3  $\mu\text{m}$  long device at various back-gate biases using the top dielectric stack of evaporated Si 0.4 nm followed by 38 cycles of ALD  $\text{HfO}_2$ . Using the magnitude of the slope from **Figure S13b** and the back-gate dielectric thickness of 90 nm  $\text{SiO}_2$ , we estimate the top-gate dielectric EOT =  $1.0 \pm 0.1$  nm. The same device also reaches a top-gate leakage current density of  $5 \times 10^{-7}$   $\text{A}/\text{cm}^2$  at  $V_{\text{GS}} = 1$  V, limited by the instrument noise floor. Because the top gate overlaps with the source and drain, the leakage current over the channel is expected to be lower.



**Figure S14.** Measured  $I_{\text{D}}$  vs.  $V_{\text{TG}}$  with  $V_{\text{BG}} = 0$  V and  $V_{\text{DS}} = 0.1$  V, for channel lengths between 0.1  $\mu\text{m}$  to 3  $\mu\text{m}$ , as labeled. Solid and dashed lines represent forward and reverse sweeps, respectively, essentially indistinguishable due to the very small hysteresis. The number of devices measured is 7, 10, 11, and 9 for 0.1  $\mu\text{m}$ , 0.3  $\mu\text{m}$ , 1.0  $\mu\text{m}$ , and 3  $\mu\text{m}$  channels, respectively, and the top-gate threshold voltage ( $V_{\text{T,TG}}$ ) distributions are shown in Figure 4b of the main text. At a constant current of 0.1  $\text{nA}/\mu\text{m}$ , the average subthreshold swing (avg. SS) is labeled for each channel length, showing an increase (degradation) of the SS as the channel length is reduced. This occurs due to field penetration through the thick back-gate  $\text{SiO}_2$  used here, similar to previous observations for silicon-on-insulator (SOI) devices.<sup>24</sup>

**Figure S14** shows measured  $I_D$  vs.  $V_{TG}$  from devices with channel lengths of 0.1  $\mu\text{m}$ , 0.3  $\mu\text{m}$ , 1.0  $\mu\text{m}$ , and 3  $\mu\text{m}$  using the top-gate dielectric stack of 0.3 nm evaporated Si followed by 38 cycles of ALD  $\text{HfO}_2$ . All measured devices show negligible hysteresis, likely because  $\text{SiO}_x$  defects appear at energies above the monolayer  $\text{MoS}_2$  conduction band.<sup>25</sup> Here, we observe that while  $SS$  remains relatively unchanged in the long channel regime ( $L > 1 \mu\text{m}$ ),  $SS$  increases at shorter channel lengths ( $L < 1 \mu\text{m}$ ) which is caused by lateral field penetration through the thick back-gate dielectric (here 90 nm of  $\text{SiO}_2$ ). This is consistent with previous observations on fully depleted silicon-on-insulator transistors.<sup>24</sup>

**Note:** we gratefully acknowledge proofreading of this Supporting Information by Anton E. O. Persson.

## 7. Supplementary References

1. Smithe, K. K. H.; English, C. D.; Suryavanshi, S. V.; Pop, E., Intrinsic electrical transport and performance projections of synthetic monolayer  $\text{MoS}_2$  devices. *2D Materials* **2017**, *4* (1), 011009.
2. Zhang, H.; Arutchelvan, G.; Meersschaut, J.; Gaur, A.; Conard, T.; Bender, H.; Lin, D.; Asselberghs, I.; Heyns, M.; Radu, I.; Vandervorst, W.; Delabie, A.,  $\text{MoS}_2$  Functionalization with a Sub-nm Thin  $\text{SiO}_2$  Layer for Atomic Layer Deposition of High- $\kappa$  Dielectrics. *Chemistry of Materials* **2017**, *29* (16), 6772-6780.
3. Schauble, K.; Zakhidov, D.; Yalon, E.; Deshmukh, S.; Grady, R. W.; Cooley, K. A.; McClellan, C. J.; Vaziri, S.; Passarello, D.; Mohny, S. E.; Toney, M. F.; Sood, A. K.; Salleo, A.; Pop, E., Uncovering the Effects of Metal Contacts on Monolayer  $\text{MoS}_2$ . *ACS Nano* **2020**, *14* (11), 14798-14808.
4. Brewer, L., Thermodynamic Properties of the Oxides and their Vaporization Processes. *Chemical Reviews* **1953**, *52* (1), 1-75.
5. Wheast, R., CRC Standard thermodynamic properties of chemical substances. *CRC Handbook of Chemistry and Physics; CRC PRESS: Boca Raton, FL, USA* **2012**, *13*, 4-41.
6. Wada, H.; Takada, K.; Sasaki, T., DSC studies on reactions of the elements with sulfur. *Solid State Ionics* **2004**, *172* (1-4), 421-424.
7. Konings, R. J.; Beneš, O.; Kovács, A.; Manara, D.; Sedmidubský, D.; Gorokhov, L.; Iorish, V. S.; Yungman, V.; Shenyavskaya, E.; Osina, E., The thermodynamic properties of the f-elements and their compounds. Part 2. The lanthanide and actinide oxides. *Journal of Physical and Chemical Reference Data* **2014**, *43* (1).
8. Fukuda, Y.; Ueno, T.; Hirono, S.; Hashimoto, S., Electrical characterization of germanium oxide/germanium interface prepared by electron-cyclotron-resonance plasma irradiation. *Japanese Journal of Applied Physics* **2005**, *44* (9S), 6981.
9. Tseng, H.-H.; Kirsch, P.; Park, C. S.; Bersuker, G.; Majhi, P.; Hussain, M.; Jammy, R., The progress and challenges of threshold voltage control of high-k/metal-gated devices for advanced technologies (Invited Paper). *Microelectronic Engineering* **2009**, *86* (7), 1722-1727.
10. Smithe, K. K.; Suryavanshi, S. V.; Muñoz Rojo, M.; Tedjarati, A. D.; Pop, E., Low variability in synthetic monolayer  $\text{MoS}_2$  devices. *ACS Nano* **2017**, *11* (8), 8456-8463.
11. Tang, A.; Kumar, A.; Jaikissoon, M.; Saraswat, K.; Wong, H.-S. P.; Pop, E., Toward Low-Temperature Solid-Source Synthesis of Monolayer  $\text{MoS}_2$ . *ACS Appl Mater Interfaces* **2021**, *13* (35), 41866-41874.
12. Ortiz-Conde, A.; García-Sánchez, F. J.; Muci, J.; Terán Barrios, A.; Liou, J. J.; Ho, C.-S., Revisiting MOSFET threshold voltage extraction methods. *Microelectronics Reliability* **2013**, *53* (1), 90-104.
13. Lee, T.-E.; Su, Y.-C.; Lin, B.-J.; Chen, Y.-X.; Yun, W.-S.; Ho, P.-H.; Wang, J.-F.; Su, S.-K.; Hsu, C.-F.; Mao, P.-S.; Chang, Y.-C.; Chien, C.-H.; Liu, B.-H.; Su, C.-Y.; Kei, C.-C.; Wang, H.; Wong, H.-S. P.; Lee, T. Y.; Chang, W.-H.; Cheng, C.-C.; Radu, I. P., Nearly Ideal Subthreshold Swing in Monolayer  $\text{MoS}_2$  Top-Gate nFETs with Scaled EOT of 1 nm. *IEEE Intl. Electron Devices Mtg. (IEDM)* **2022**, DOI: 10.1109/IEDM45625.2022.10019552.
14. English, C. D.; Smithe, K. K.; Xu, R. L.; Pop, E., Approaching ballistic transport in monolayer  $\text{MoS}_2$  transistors with self-aligned 10 nm top gates. *IEEE Intl. Electron Devices Mtg. (IEDM)* **2016**, DOI: 10.1109/IEDM.2016.7838355.



15. Uchiyama, H.; Maruyama, K.; Chen, E.; Nishimura, T.; Nagashio, K., A Monolayer MoS<sub>2</sub> FET with an EOT of 1.1 nm Achieved by the Direct Formation of a High-kappa Er<sub>2</sub>O<sub>3</sub> Insulator Through Thermal Evaporation. *Small* **2023**, *19* (15), e2207394.
16. Ko, J.-S.; Zhang, Z.; Lee, S.; Jaikissoon, M.; Bennett, R. K.; Kim, K.; Kummel, A. C.; Bandaru, P.; Pop, E.; Saraswat, K. C., Ultrathin Gate Dielectric Enabled by Nanofog Aluminum Oxide on Monolayer MoS<sub>2</sub>. *IEEE 53rd European Solid-State Device Research Conference (ESSDERC)* **2023**, DOI: 10.1109/ESSDERC59256.2023.10268527.
17. Xu, Y.; Liu, T.; Liu, K.; Zhao, Y.; Liu, L.; Li, P.; Nie, A.; Liu, L.; Yu, J.; Feng, X.; Zhuge, F.; Li, H.; Wang, X.; Zhai, T., Scalable integration of hybrid high-κ dielectric materials on two-dimensional semiconductors. *Nature Materials* **2023**, *22* (9), 1078-1084.
18. McClellan, C. J.; Yalon, E.; Smithe, K. K. H.; Suryavanshi, S. V.; Pop, E., High Current Density in Monolayer MoS<sub>2</sub> Doped by AlO<sub>x</sub>. *ACS Nano* **2021**, *15* (1), 1587-1596.
19. Ko, J.-S.; Shearer, A.; Lee, S.; Neilson, K.; Jaikissoon, M.; Kim, K.; Bent, S.; Saraswat, K.; Pop, E., Achieving 1-nm-Scale Equivalent Oxide Thickness Top Gate Dielectric on Monolayer Transition Metal Dichalcogenide Transistors with CMOS-Friendly Approaches. In *VLSI Tech. Symposium*, IEEE: Honolulu, HI, 2024. DOI: 10.1109/VLSITechnologyandCir46783.2024.10631360
20. Kita, K.; Toriumi, A., Origin of electric dipoles formed at high-k/SiO<sub>2</sub> interface. *Applied Physics Letters* **2009**, *94* (13), 132902.
21. Kita, K.; Kamata, H.; Fei, J., Interface Dipole Layers between Two Dielectrics: Considerations on Physical Origins and Opportunities to Control Their Formation. *Intl. Conf. Solid State Devices & Materials* **2017**, 499-500.
22. Del Alamo, J. A., *Integrated Microelectronic Devices: Physics and Modeling*. Pearson: 2018.
23. Abe, Y.; Miyata, N.; Shiraki, Y.; Yasuda, T., Dipole formation at direct-contact HfO<sub>2</sub>/Si interface. *Applied Physics Letters* **2007**, *90* (17), 172906.
24. Numata, T.; Takagi, S. I., Device Design for Subthreshold Slope and Threshold Voltage Control in Sub-100-nm Fully Depleted SOI MOSFETs. *IEEE Transactions on Electron Devices* **2004**, *51* (12), 2161-2167.
25. Illarionov, Y. Y.; Knobloch, T.; Jech, M.; Lanza, M.; Akinwande, D.; Vexler, M. I.; Mueller, T.; Lemme, M. C.; Fiori, G.; Schwierz, F.; Grasser, T., Insulators for 2D nanoelectronics: the gap to bridge. *Nat Commun* **2020**, *11* (1), 3385.