

# Heterogeneous Integration of Nanomaterials & Devices: 1D, 2D, 3D

**Eric Pop**

**Electrical Engineering (EE)**

**Materials Science & Engineering and SystemX Alliance**

**Stanford University**

**with M. Aly, C. English, G. Hills,  
S. Mitra, A. Salleo, P. Wong**

<http://poplab.stanford.edu>



E. Pop

Stanford ENGINEERING

1

## Abstract

Abundant-data applications of the 21st century will arise from social networks, e-commerce transactions, genome sequences, and trillions of interconnected sensors which could create a data deluge. Future technologies must be able to process and classify such data in real-time, in an energy-efficient manner, a challenge which will expose gross inefficiencies in traditional computing architectures. This short course will introduce the **Nano-Engineered Computing Systems Technology (N3XT) approach** [1] within the context of the **Stanford SystemX Alliance** [2], with particular focus on heterogeneous integration of low-power nanoelectronics. Our groups of researchers within SystemX are pursuing the **3D monolithic integration of logic, memory and thermal management**, as well as energy-efficient and energy-harvesting design opportunities. This approach capitalizes on several recent nanotechnology breakthroughs, such as high-performance and energy-efficient **1D and 2D transistors**, **non-volatile memory** such as RRAM, 3D fine-grained interconnects, and **embedded cooling technologies** based on conduction and convection breakthroughs. The benefits of monolithically co-integrating logic and memory into 3D systems can be up to **1000-fold in terms of energy-delay-product (EDP)** benefits, especially for future abundant-data applications.

[1] M. Aly et al., *Computer* 48, 24-33 (2015)

[2] <https://systemx.stanford.edu>

**Most updated version of this short course at:**

[http://poplab.stanford.edu/pdfs/Pop\\_SSDM\\_N3XT\\_2018.pdf](http://poplab.stanford.edu/pdfs/Pop_SSDM_N3XT_2018.pdf)

E. Pop

Stanford ENGINEERING


2

# Outline

- Introduction and SystemX @ Stanford
- Today's Computing Roadblocks
- The N3XT Solution
- Nanosystems Today
- Summary and Key Takeaways

## What Is the SystemX Alliance at Stanford?


- Center for Integrated Systems (CIS) → SystemX Alliance
  - Industry-academic Alliance to repositioned for 21st century research
  - “The hub” for electronics research at Stanford



- What's New?
  - Stronger emphasis of top-down, **systems research**
  - Introduce **focus areas** to create coherent thrusts
  - Additional **sponsor benefits** including workshops, E-Seminars


# Heterogeneous Integration in SystemX

- Heterogeneous Integration (HI) focus area in SystemX
- Integration of “beyond-Si” platforms for “beyond Moore” applications
  - 3D integration of logic, memory, sensors, thermal management, flexible substrates...
  - Energy-efficient design and energy-harvesting opportunities



- Core faculty: E. Pop (lead), H.-S.P. Wong, J. Fan, K. Goodson, S. Mitra, Y. Nishi, J. Plummer, K. Saraswat, D. Senesky, X. Zheng + Z. Bao

From...



Mendeleev

1 IA 1A	2 IIA 2A											13 IIIA 3A	14 IVA 4A	15 VA 5A	16 VIA 6A	17 VIIA 7A	18 VIIIA 8A
1 H Hydrogen 1.008	2 He Helium 4.003																
3 Li Lithium 6.941	4 Be Beryllium 9.012											5 B Boron 10.811	6 C Carbon 12.011	7 N Nitrogen 14.007	8 O Oxygen 15.999	9 F Fluorine 18.998	10 Ne Neon 20.180
11 Na Sodium 22.990	12 Mg Magnesium 24.305	3 Al Aluminum 26.982	4 Si Silicon 28.086	5 P Phosphorus 30.974	6 S Sulfur 32.066	7 Cl Chlorine 35.453	8 Ar Argon 39.948										
19 K Potassium 39.098	20 Ca Calcium 40.078	21 Sc Scandium 44.956	22 Ti Titanium 47.88	23 V Vanadium 50.942	24 Cr Chromium 51.996	25 Mn Manganese 54.938	26 Fe Iron 55.933	27 Co Cobalt 58.933	28 Ni Nickel 58.693	29 Cu Copper 63.546	30 Zn Zinc 65.39	31 Ga Gallium 69.723	32 Ge Germanium 72.61	33 As Arsenic 74.922	34 Se Selenium 78.09	35 Br Bromine 79.904	36 Kr Krypton 84.80
37 Rb Rubidium 84.468	38 Sr Strontium 87.62	39 Y Yttrium 88.906	40 Zr Zirconium 91.224	41 Nb Niobium 92.906	42 Mo Molybdenum 95.94	43 Tc Technetium 98.907	44 Ru Ruthenium 101.07	45 Rh Rhodium 102.906	46 Pd Palladium 106.42	47 Ag Silver 107.868	48 Cd Cadmium 112.411	49 In Indium 114.818	50 Sn Tin 118.71	51 Sb Antimony 121.760	52 Te Tellurium 127.6	53 I Iodine 126.904	54 Xe Xenon 131.29
55 Cs Cesium 132.905	56 Ba Barium 137.327	57-71 Lanthanide Series	72 Hf Hafnium 178.49	73 Ta Tantalum 180.948	74 W Tungsten 183.85	75 Re Rhenium 186.207	76 Os Osmium 190.23	77 Ir Iridium 192.22	78 Pt Platinum 195.08	79 Au Gold 196.967	80 Hg Mercury 200.59	81 Tl Thallium 204.383	82 Pb Lead 207.2	83 Bi Bismuth 208.980	84 Po Polonium [208.982]	85 At Astatine 209.987	86 Rn Radon 222.018
87 Fr Francium 223.020	88 Ra Radium 226.025	89-103 Actinide Series	104 Rf Rutherfordium [261]	105 Db Dubnium [262]	106 Sg Seaborgium [266]	107 Bh Bohrium [264]	108 Hs Hassium [269]	109 Mt Meitnerium [268]	110 Ds Darmstadtium [269]	111 Rg Roentgenium [272]	112 Cn Copernicium [277]	113 Uut Ununtrium unknown	114 Fl Flerovium [289]	115 Uup Ununpentium unknown	116 Lv Livermorium [293]	117 Uus Ununseptium unknown	118 Uuo Ununoctium unknown

To today...

# Outline

- Introduction and SystemX @ Stanford
- **Today's Computing Roadblocks**
- The N3XT Solution
- Nanosystems Today
- Summary and Key Takeaways

## 21<sup>st</sup> Century Computing Workload

Large amounts of loosely-structured data...

- Streaming video/audio
- Natural languages
- Real-time sensing
- Contextual environment


(IBM Watson, *Jeopardy!* champion)



**200 kiloWatts**

# Abundant-Data Applications


Genomics



Smart Cities




Science



Retail



Finance



Security



Health Care



Government



source: H.-S.P. Wong


E. Pop

Stanford ENGINEERING

9

# Abundant-Data Applications

Genomics



Sm




e



Retail



Finance



Health Care



Government



**Computational demands  
exceed  
Processing capability**

cannot pursue 21<sup>st</sup> century applications with 20<sup>th</sup> century hardware


E. Pop

Stanford ENGINEERING

10


# Identifying the Computing Bottleneck TODAY

- **Separate** compute and memory chips
- Large on-chip buffers: **expensive** and **inadequate**



## Memory Wall

**Abundant-data applications: Energy measurements**



# Outline

- Introduction and SystemX @ Stanford
- Today's Computing Roadblocks
- **The N3XT Solution**
- Nanosystems Today
- Summary and Key Takeaways

# N3XT Solution: 3D Monolithic Integration


M. Aly, [...], K. Goodson, C. Kozyrakis, E. Pop, J. Rabaey, C. Re, H.-S.P. Wong, S. Mitra, *IEEE Computer* (2015)

COVER FEATURE **REBOOTING COMPUTING**



**Energy-Efficient  
Abundant-Data  
Computing:  
The N3XT 1,000×**

Mohamed M. Sabry Aly, Mingyu Gao, Gage Hills, Chi-Shuen Lee, Greg Pitner, Max M. Shulaker, Tony F. Wu, and Mehdi Asheghi, Stanford University  
Jeff Bokor, University of California, Berkeley  
Franz Franchetti, Carnegie Mellon University  
Kenneth E. Goodson and Christos Kozyrakis, Stanford University  
Igor Markov, University of Michigan, Ann Arbor  
Kunle Olukotun, Stanford University  
Larry Pileggi, Carnegie Mellon University  
Eric Pop, Stanford University  
Jan Rabaey, University of California, Berkeley  
Christopher Ré, H.-S. Philip Wong, and Subhasish Mitra, Stanford University




Next-generation information technologies will process unprecedented amounts of loosely structured data that overwhelm existing computing systems. N3XT improves the energy efficiency of abundant-data applications 1,000-fold by using new logic and memory technologies, 3D integration with fine-grained connectivity, and new architectures for computation immersed in memory.

# What Are the Benefits?

M. Aly, [...], K. Goodson, C. Kozyrakis, E. Pop, J. Rabaey, C. Re, H.-S.P. Wong, S. Mitra, *IEEE Computer* (2015)

## PageRank Application



**Energy x Exec. Time = 851x benefits**


Source: M. Aly, S. Mitra (Stanford)

Note: N3XT has CNFETs, STT-RAM cache, RRAM memory

# N3XT: End-to-End Approach

COVER FEATURE **REBOOTING COMPUTING**

Energy-Efficient  
Abundant-Data  
Computing:  
The N3XT 1,000x



Mohamed M. Sabry Aly, Mingyu Gao, Gage Hills, Chi-Shuen Lee, Greg Pitner, Max M. Shulaker, Tony F. Wu, and Mehdi Asheghi, Stanford University

Jeff Bokor, University of California, Berkeley

Franz Franchetti, Carnegie Mellon University

Kenneth E. Goodson and Christos Kozyrakis, Stanford University

Igor Markov, University of Michigan, Ann Arbor


Kunle Olukotun, Stanford University

Larry Pileggi, Carnegie Mellon University

Eric Pop, Stanford University

Jan Rabaey, University of California, Berkeley

Christopher Ré, H.-S. Philip Wong, and Subhasish Mitra, Stanford University




Monolithic Thermal Platform (Goodson)

# So What Is Needed?


## Transistor Scaling Limits

$$L_G \sim (t_{ch} t_{ox})^{1/2}$$

- Gate lengths  $L_G$  scale with channel thickness  $t_{ch}$
- Can be made of 3D materials like Si, but...




“Fin”FET or tri-gate




wrap-gate nanowire or nanotube


# 50 Years of Scaling: State-of-the-Art FinFETs



22 nm 1<sup>st</sup> Generation Tri-gate Transistor




14 nm 2<sup>nd</sup> Generation Tri-gate Transistor




tapered fin  
average width = 8 nm

	22 nm Node	14 nm Node
Fin Pitch	60	42
Gate Pitch	90	70

Intel 14 nm SRAM (top view)




13 metal layers (side view)



source: Intel and ChipWorks

# Transistor Scaling: Atomically Thin Materials

- Problem:** 20<sup>th</sup> century transistors “carved” out of **3D** materials (Si) → surface roughness restricts mobility, band gap, variability




E. Pop

Stanford ENGINEERING

19

# Transistor Scaling: Atomically Thin Materials

- Problem:** 20<sup>th</sup> century transistors “carved” out of **3D** materials (Si) → surface roughness restricts mobility, band gap, variability



C. English, E. Pop, et al.,  
*Nano Lett.* 16, 3824 (2016)


E. Pop

Stanford ENGINEERING


20

# Modern FinFET vs. Atomically Thin FETs


(note same scale)



Intel "14 nm" FinFET




Desai, Wong & Javey, *Science* (2016)




English & Pop, *IEDM* (2016)

# Benefits of Carbon Nanotube FETs



OpenSparc T2 SoC processor core



full physical design  
7 nm node


Source: G. Hills, S. Mitra (Stanford) + IMEC

# Where Do Benefits Come From?

- Simultaneous 1D ultra-thin body (1 nm) + high drive current
- Challenging for bulk (3D) materials!

$$EDP \sim \underbrace{CV^2}_{\text{energy}} * \underbrace{CV/I}_{\text{delay}}$$

- 20% lower  $V_{DD}$  ~2x benefit
- 25% higher  $I_D$  ~1.25x benefit
- 2x lower capacitance ~4x benefit
  - Shorter  $L_G$
  - Reduced parasitics
  - Smaller FET widths required to meet timing




Source: G. Hills, S. Mitra

# 1D and 2D Materials Enable Monolithic 3D


- Material layer transfer decouples high temperature growth

High-temperature growth



CNT transfer

120 °C




Low-temperature circuit fabrication

Growth





Post-transfer



# Vertical 2D Material Growth & Integration

Work of C. McClellan and A. Yu

- CVD growth conformal over 3 to 6  $\mu\text{m}$  steps, at 700°C (for now)
- Potential applications for vertical transistors, e.g. high density memory



E. Pop

Stanford ENGINEERING

## Outline


- Introduction and SystemX @ Stanford
- Today's Computing Roadblocks
- The N3XT Solution
- **Nanosystems Today**
- Summary and Key Takeaways

E. Pop


Stanford ENGINEERING

26

# 3D Nanosystems Can Be Built TODAY...




**CNT Computer (2013)**




**3D Nanosystem (2017)**  
interwoven CNFETs + memory + sensing

**Graphene Dot Product (2016)**




# Top-Down and Bottom-Up Approach



# Ex: Large-Scale Graphene Nanosystems


N. Wang, S. Gonugondla, I. Nahlus, N. Shanbhag, E. Pop, *VLSI Symp.* (2016)



- Heterogeneous integration of wafer-scale graphene
- “Average” devices but unique function: analog integration of 4-input vector



# Ex: 3D Monolithic Computing & Data Storage

M. Shulaker, G. Hills [...], H.-S.P. Wong, S. Mitra, *Nature* **547**, 74 (2017)







# Ex: New Thermal (Nano)Materials





- AlN and h-BN are *insulators with large thermal conductivity*
- Could be grown at low temperature → what are quality & thermal properties?
- Can we leverage *layered material anisotropy?* (h-BN, graphene)

# Ex: Built-In AlN and h-BN Heat Spreaders




Uniform heat flux: 500 W/cm<sup>2</sup>

$\Delta T$  (°C)



SiO<sub>2</sub> as interlayer dielectric




250  $\mu$ m  
hBN as interlayer dielectric

- Evaluating h-BN and AlN as heat spreading interlayer dielectrics
- Thermal resistance of interfaces becomes important at high frequencies

# N3XT Solution: 3D Monolithic Integration


M. Aly, [...], K. Goodson, C. Kozyrakis, E. Pop, J. Rabaey, C. Re, H.S.-P. Wong, S. Mitra, *IEEE Computer* (2015)



computation immersed in memory

## "New" Memories

Random access, non-volatile, no erase before write, on-chip integration



STT-MRAM

PCM

RRAM

CBRAM

FERAM

Spin torque transfer magnetic random access memory

Phase change memory

Resistive switching random access memory


Conductive bridge random access memory

Ferro-electric random access memory



Source: H.-S.P. Wong (Stanford)

# STT-MRAM Caching for Energy Reduction

- Much work at Toshiba, TSMC, SK Hynix, Everspin (GF)
- Computing immersed in (non-volatile) memory
- LLC based on STT-MRAM
- 75% energy reduction vs. SRAM-based L2 and L3 cache





S. Fujita (Toshiba), IEDM 2015




Conventional processor (SRAM, leakage) vs. normally-off processor (STT-MRAM, non-volatile).

# RRAM: Resistive Random Access Memory



Y. Wu, H. Yi, Z. Zhang, Z. Jiang, J. Sohn, S. Wong, H.-S. P. Wong, IEDM 2013. (Stanford)



B.Govoreanu et al., IEDM 2011 (IMEC)


- Random access
- Non-volatile
- Scalable to sub-10 nm
- Low-T fabrication on CMOS

# Outline

- Introduction and SystemX @ Stanford
- Today's Computing Roadblocks
- The N3XT Solution
- Nanosystems Today
- **Summary and Key Takeaways**







# N3XT Exploration Framework

- Joint technology, design, and applications





# N3XT: Computation Immersed in Memory

## Experimental Demonstrations



Several N3XT hardware prototypes demonstrated


## Experimental Demonstrations



## Key Takeaways

- N3XT: massive energy-efficiency benefits
  - Computation immersed in memory
  - 3D monolithic integration with fine-grained interconnects
- Isolated Improvements are NOT enough
  - Need improvements in logic, memory, thermal, ...
  - Low-temperature (<450°C) integration
- N3XT 3D nanosystems demonstrated

- **Alumni:**
  - Profs. D. Estrada, F. Xiong, S. Islam. Drs. A. Behnam, Z.-Y. Ong, A. Liao, Z. Li, V. Dorgan, E. Carrion, K. Grosse, M. Mleczo, C. English
- **Post-docs:**
  - Eilam Yalon, Miguel Munoz, Sam Vaziri, Kevin Brenner
- **Grad students (40% women):**
  - F. Lian, S. Deshmukh, S. Bohachuk, K. Smithe, C. Neumann
  - I. Datye, M. Chen, A. Gabourie, V. Chen, K. Schauble, R. Grady
  - S. Suryavanshi, N. Wang, R.L. Xu, C. McClellan, C. Bailey, C. Koroglu
- **Undergrads:**
  - Andrew, Aria, Megan, Stephone, Tim, Job, Justin, Erin, Priyanka...
- **Sponsors:**
  - NSF, Army, Air Force, SRC, SystemX, Intel, HRL, NGC, SRI
- **Collaborators:**
  - Z. Bao, M. Brongersma, W. Cai, Y. Cui, R. Dauskardt, Y. Fisher, D. Goldhaber-Gordon, K. Goodson, T. Heinz, R. Howe, A. Lindenberg, N. Melosh, S. Mitra, Y. Nishi, K. Olukotun, P. Pianetta, E. Reed, A. Salleo, K. Saraswat, D. Senesky, Z.X. Shen, H.-S.P. Wong, X. Zheng (Stanford)
  - D. Cahill, W. King, J. Lyding, N. Shanbhag, M. Shim (UIUC), M. Rudan (Bologna), C. Jacoboni (Modena), D. Jena & G. Xing (Cornell), T. Grasser (TU Wien), D. Ielmini, R. Sordan (Milano), J. Shiomi (Tokyo), R. Wallace (UTD), S. Datta (Notre Dame), A. Newaz (SFSU), S. Koester (UMN), J. Moon (HRL), I. Karpov (Intel)



## Acknowledgements: Funding

This work was supported in part by ASCENT, one of six centers in JUMP, a Semiconductor Research Corporation (SRC) program sponsored by DARPA



Stanford | SystemX Alliance



Stanford | Non-Volatile Memory Technology Research Initiative (NMTRI)