

# Lateral electrical transport and field-effect characteristics of sputtered p-type chalcogenide thin films

Cite as: Appl. Phys. Lett. **119**, 232106 (2021); doi: [10.1063/5.0063759](https://doi.org/10.1063/5.0063759)

Submitted: 16 July 2021 · Accepted: 18 November 2021 ·

Published Online: 9 December 2021



View Online



Export Citation



CrossMark

Sumaiya Wahid,<sup>1</sup> Alwin Daus,<sup>1</sup> Asir Intisar Khan,<sup>1</sup> Victoria Chen,<sup>1</sup> Kathryn M. Neilson,<sup>1</sup> Mahnaz Islam,<sup>1</sup> Michelle E. Chen,<sup>2</sup> and Eric Pop<sup>1,2,a)</sup>

## AFFILIATIONS

<sup>1</sup>Department of Electrical Engineering, Stanford University, Stanford, California 94305, USA

<sup>2</sup>Department of Materials Science and Engineering, Stanford University, Stanford, California 94305, USA

<sup>a)</sup>Author to whom correspondence should be addressed: [epop@stanford.edu](mailto:epop@stanford.edu)

## ABSTRACT


Investigating lateral electrical transport in p-type thin film chalcogenides is important to evaluate their potential for field-effect transistors (FETs) and phase-change memory applications. For instance, p-type FETs with materials sputtered at low temperature ( $\leq 250^\circ\text{C}$ ) could play a role in flexible electronics or back-end-of-line silicon-compatible processes. Here, we explore lateral transport in chalcogenide films ( $\text{Sb}_2\text{Te}_3$ ,  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , and  $\text{Ge}_4\text{Sb}_6\text{Te}_7$ ) and multilayers, with Hall measurements (in  $\leq 50$  nm thin films) and with p-type transistors (in  $\leq 5$  nm ultrathin films). The highest Hall mobilities are measured for  $\text{Sb}_2\text{Te}_3/\text{GeTe}$  superlattices ( $\sim 18\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  at room temperature), over  $2\text{--}3\times$  higher than the other films. In ultrathin p-type FETs with  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , we achieve field-effect mobility up to  $\sim 5.5\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  with on/off current ratio of  $\sim 10^4$ , the highest for  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  transistors to date. We also explore process optimizations (e.g., the  $\text{AlO}_x$  capping layer, type of developer for lithography) and uncover their tradeoffs toward the realization of p-type transistors with acceptable mobility and on/off current ratio. Our study provides essential insights into the optimization of electronic devices based on p-type chalcogenides.

Published under an exclusive license by AIP Publishing. <https://doi.org/10.1063/5.0063759>

Sputtered tellurium (Te) based chalcogenides with germanium (Ge) and antimony (Sb) have attracted attention for various electronic applications, such as phase-change memory, transistors, and thermoelectrics.<sup>1–5</sup> A key advantage of these materials is their low deposition and crystallization temperature ( $\leq 250^\circ\text{C}$ ), which makes them compatible with both flexible electronics<sup>6</sup> and silicon back-end-of-line (BEOL) applications<sup>7</sup> ( $\leq 500^\circ\text{C}$ ). In addition, these materials also have p-type semiconducting properties, which make them particularly interesting for low-power complementary metal-oxide semiconductor (CMOS) applications, because very few inorganic p-type materials can be deposited with low-cost, large-area methods.<sup>8,9</sup> For instance, p-type semiconducting oxides suffer from structural defects and material instability.<sup>10</sup> Furthermore, integration of p-type carbon nanotubes is more challenging due to chirality and diameter variation,<sup>11</sup> requiring solution-based purification with polymers, which must be later removed.<sup>12,13</sup>

In this regard, sputtered p-type chalcogenides can provide a promising alternative because their low crystallization temperature enables good mobility within a thermal budget below  $250^\circ\text{C}$ . Lateral

(in-plane) transport studies of bulk crystalline films of these chalcogenides using Hall measurements demonstrate good hole mobility at room temperature:  $\sim 350\text{--}400\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  for  $\text{Sb}_2\text{Te}_3$ ,<sup>14,15</sup>  $\sim 120\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  for  $\text{GeTe}$ ,<sup>16,17</sup> and  $\sim 30\text{--}50\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  for  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ .<sup>16,18</sup> Despite showing reasonably high Hall hole mobility,  $\text{Sb}_2\text{Te}_3$  has not been explored as a potential candidate for FETs. There are only few reports involving  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  thin film (10–100 nm) transistors that show limited performance,<sup>2,19–23</sup> not reaching the high mobility found in bulk and an on/off current ratio less than 20. Recently, 5 nm thick  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  was used in flexible thin film transistors<sup>24,25</sup> achieving an improved on/off ratio up to  $\sim 388$  at room temperature. These chalcogenides also remain popular phase-change materials because of their large resistance contrast (up to five orders of magnitude) between their crystalline and amorphous phases.<sup>26</sup> Moreover, recent developments in phase-change memory technology have made use of chalcogenide superlattices consisting of layers only a few nanometers thick.<sup>27,28</sup> Therefore, the electrical transport study of such thin chalcogenide films will also be useful for optimizing their applications in phase-change memory.



**FIG. 1.** (a) Schematic of the fabricated van der Pauw Hall measurement structure. (b) Schematic of back-gated transistor structure for field-effect measurements. (c) Top-view optical image of a fabricated transistor. Yellow dashes mark the outline of the chalcogenide channel, here with  $L = 10 \mu\text{m}$  and  $W = 20 \mu\text{m}$ .  $I_{\text{exc}}$  = excitation current,  $V_{\text{H}}$  = Hall voltage,  $B$  = magnetic field,  $V_{\text{DS}}$  = drain-source voltage,  $V_{\text{GS}}$  = gate-source voltage,  $L$  = channel length,  $W$  = channel width,  $t_{\text{ox}}$  = oxide thickness, D = drain, and S = source.

In this work, we investigate the lateral electrical transport properties of  $\sim 50$  nm thick single-layer Ge, Sb, and Te-based chalcogenide compounds, which include  $\text{Sb}_2\text{Te}_3$ ,  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , and  $\text{Ge}_4\text{Sb}_6\text{Te}_7$ , a relatively new composition.<sup>29</sup> We compare their properties with multilayer films (23 and 53 nm total thickness) consisting of  $\text{Sb}_2\text{Te}_3/\text{GeTe}$  (4/1 nm/nm) superlattices<sup>28,30</sup> using the Hall effect and transfer length method (TLM) measurements. We also fabricate transistors with ultrathin (4–5 nm) films of  $\text{Sb}_2\text{Te}_3$ ,  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , and  $\text{Ge}_4\text{Sb}_6\text{Te}_7$ , as well as bilayer  $\text{Sb}_2\text{Te}_3/\text{Ge}_2\text{Sb}_2\text{Te}_5$  (2/3 nm/nm); all sputtered at  $\leq 180^\circ\text{C}$ . Then, we draw a comparison among different materials and among devices with or without  $\text{AlO}_x$  capping. In doing so, we determine the optimized device performance in terms of field-effect mobility (and, thus, on-state current) and the gate modulation capability (the on/off current ratio) of the films.


We start by performing Hall measurements on  $\sim 50$  nm thin films of  $\text{Sb}_2\text{Te}_3$ ,  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , and  $\text{Ge}_4\text{Sb}_6\text{Te}_7$ , as well as multilayer  $\text{Sb}_2\text{Te}_3/\text{GeTe}$  stacks, before fabricating back-gated transistors with ultrathin films of these materials. A schematic of the van der Pauw Hall measurement structure is shown in Fig. 1(a), while the schematic and top-view optical images of the fabricated transistors are shown in Figs. 1(b) and 1(c), respectively. The results from Hall effect measurement are summarized in Table I. We also determine the mobility and carrier concentration of the multilayer samples using TLM and find similar values compared to the Hall measurements. The Hall and TLM sample fabrication and measurement parameters are described

in the [supplementary material](#) (Secs. S1 and S2). We plot these results of mobility vs carrier concentration together with the reported literature<sup>24,31–33</sup> on similar superlattices ( $\text{Sb}_2\text{Te}_3/\text{GeTe}$  or  $\text{Sb}_2\text{Te}_3/\text{Ge}_2\text{Sb}_2\text{Te}_5$ ) as well as  $\text{Sb}_2\text{Te}_3$ ,  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , and  $\text{Ge}_6\text{Sb}_1\text{Te}_2$  thin films ( $\leq 100$  nm) in Fig. 2. This comparison reveals significant improvement in mobility of multilayer films compared to the single-layer chalcogenides. This can be attributed to the ordering of vacancies and formation of van der Waals-like gaps in the multilayer films,<sup>30,31,34</sup> which can enhance the lateral transport due to improved interfaces.

The Hall measurements also determine p-type conductivity with very high carrier concentration in all thin films, thus forming p-type degenerate semiconductors. This is possibly due to high concentration of Ge or Sb vacancies (in  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ )<sup>32,35</sup> or  $\text{Sb}_{\text{Te}}$  anti-site defects (in  $\text{Sb}_2\text{Te}_3$ )<sup>36</sup> in the crystalline phases of these materials. The results are in line with the reported literature on  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  and  $\text{Sb}_2\text{Te}_3$  films (as shown in Fig. 2). In this work, we also perform the first Hall measurements on the newly discovered<sup>29</sup> composition  $\text{Ge}_4\text{Sb}_6\text{Te}_7$ . This material exhibits higher hole concentration, which could be attributed to the lower bandgap of crystalline  $\text{Ge}_4\text{Sb}_6\text{Te}_7$ ; the Hall mobility is also lower, which could be due to the co-existence of mixed-phase (Ge-Sb-Te and Sb-Te) regions, as reported by Kusne *et al.*<sup>29</sup> with high resolution transmission electron microscopy. However, we note that the resistivity (i.e., the inverse of the product of mobility and hole concentration) of the  $\text{Ge}_4\text{Sb}_6\text{Te}_7$  film is only  $\sim 1.7\times$  higher than that of  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  deposited and annealed under similar conditions, as shown in Table I.

**TABLE I.** Hall measurement data for p-type polycrystalline chalcogenide thin films and superlattices. All measurements are at room temperature in air. Annealing was also performed in air.


Material	Thickness (nm)	Annealing (A) or deposition (D) temperature ( $^\circ\text{C}$ )	Carrier type	Carrier concentration ( $\text{cm}^{-3}$ )	Hall mobility ( $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ )	Resistivity ( $\Omega\text{-cm}$ )
$\text{Sb}_2\text{Te}_3$	50	180 (A)	p	$5.1 \times 10^{20}$	8.5	$1.5 \times 10^{-3}$
$\text{Ge}_2\text{Sb}_2\text{Te}_5$	50	180 (A)	p	$2.6 \times 10^{20}$	6.4	$3.8 \times 10^{-3}$
$\text{Ge}_4\text{Sb}_6\text{Te}_7$	50	200 (A)	p	$8.4 \times 10^{20}$	1.2	$6.4 \times 10^{-3}$
$\text{Sb}_2\text{Te}_3/\text{GeTe}$	53	180 (D)	p	$2.2 \times 10^{20}$	16.3	$1.8 \times 10^{-3}$
$\text{Sb}_2\text{Te}_3/\text{GeTe}$	23	180 (D)	p	$2.1 \times 10^{20}$	18.0	$1.7 \times 10^{-3}$



**FIG. 2.** Plot of hole mobility ( $\mu$ ) vs hole concentration ( $\rho$ ) for single-layer and superlattice chalcogenides with  $\leq 100$  nm film thickness.<sup>24,31–33</sup> All data are from Hall measurements, unless otherwise indicated. Error bars in the transfer length method (TLM) data represent standard deviation among four TLM structures with at least six different channel lengths.

Unfortunately, for field-effect transistor applications [Figs. 1(b) and 1(c)], the transistor channel with such high carrier concentrations cannot be easily depleted, which prevents appreciable gate modulation in films with tens of nanometers thickness. In this case, fully depleting the semiconductor with the gate-induced electric field to “turn off” such transistors requires an ultrathin semiconductor channel. Thinning down the material has proven effective for improved gate modulation<sup>24</sup> partially aided by a possible increase in its bandgap at sub-5 nm thickness.<sup>37</sup> Thus, we investigate the behavior of chalcogenide transistors at a reduced thickness of 4–5 nm. We fabricate both single and bilayer channel transistors of two types: uncapped and *ex situ* Al-capped (naturally oxidized to AlO<sub>x</sub>, hereafter referred to as AlO<sub>x</sub>-capped), where the latter prevents damage to the chalcogenide during contact patterning in optical ultraviolet (UV) lithography (for details see [supplementary material](#) Secs. S1 and S3). The devices are annealed at or above their respective crystallization temperatures ( $\sim 110^\circ\text{C}$  for Sb<sub>2</sub>Te<sub>3</sub>,<sup>4</sup>  $\sim 150^\circ\text{C}$  for Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>,<sup>1</sup> and  $\sim 200^\circ\text{C}$  for Ge<sub>4</sub>Sb<sub>6</sub>Te<sub>7</sub><sup>29</sup>) to ensure polycrystallinity irrespective of their deposition temperatures.

Figure 3 displays measured drain current ( $I_D$ ) vs gate voltage ( $V_{GS}$ ) for the devices with a  $10\ \mu\text{m}$  channel length at a drain-source voltage of  $-1\ \text{V}$ . In all cases, the uncapped devices (solid line) have lower on and off-state current ( $I_{on} = I_D$  at  $V_{GS} = -70\ \text{V}$ ;  $I_{off} = I_D$  at




**FIG. 3.** Measured transfer characteristics ( $I_D$  vs  $V_{GS}$ ) of uncapped (solid line) and AlO<sub>x</sub>-capped (dashed line) 5 nm thick (a) Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> deposited at room temperature (RT), (b) Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> deposited at  $180^\circ\text{C}$ , (c) Ge<sub>4</sub>Sb<sub>6</sub>Te<sub>7</sub> deposited at RT, (d) Sb<sub>2</sub>Te<sub>3</sub> deposited at RT, (e) 4 nm thick Sb<sub>2</sub>Te<sub>3</sub> deposited at RT, and (f) 5 nm thick bilayer (2 nm Sb<sub>2</sub>Te<sub>3</sub>/3 nm Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>) devices. The gate currents of all devices were negligible, below  $\sim 0.1\ \text{nA}/\mu\text{m}$ . Arrows indicate voltage sweep direction, revealing some hysteresis in these uncapped transistors, measured in air.  $L$  = channel length,  $t_{ox}$  = oxide thickness,  $V_{DS}$  = drain-source voltage.

$V_{GS} = 70$  V) but better gate modulation compared to the  $\text{AlO}_x$ -capped devices (dashed line). The lower  $I_{on}$  in the uncapped devices may be attributed to the basic photoresist developer partially etching the semiconductor underneath the contact region, leading to partially degraded contacts in these devices. The devices capped with  $\text{AlO}_x$ , which is intended to circumvent this issue, show improved on-state current, but their on/off current ratio ( $I_{on}/I_{off}$ ) is lowered drastically mainly due to higher off-state current compared to their uncapped counterparts. Possible reasons for this will be discussed below.


In addition, using a more benign developer can shed more light into the effect of developer solution on the contact region. Both electron-beam lithography (EBL) and deep ultraviolet (DUV) lithography utilize a benign solvent-based developer,<sup>38,39</sup> which is not detrimental to the underlying chalcogenide. As a result, we pattern two of the samples ( $\text{Ge}_2\text{Sb}_2\text{Te}_5$  deposited at  $180^\circ\text{C}$  and bilayer  $\text{Sb}_2\text{Te}_3/\text{Ge}_2\text{Sb}_2\text{Te}_5$ ) with EBL (details in supplementary material Sec. S1) and compare their performance with the devices patterned with UV lithography. The transfer characteristics ( $I_D$  vs  $V_{GS}$ ) and the output characteristics ( $I_D$  vs  $V_{DS}$ ) of the EBL devices patterned with solvent-based

developer are shown in Fig. 4. Both devices show similar on/off current ratio as their respective uncapped devices patterned with UV lithography. However, there is a significant improvement in their on-state currents, which is  $\sim 15\times$  for the  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  deposited at  $180^\circ\text{C}$ . We attribute the improvement in on-state current to the contact region being unaffected by the developer during the contact patterning process. However, we note that EBL poses processing challenges for some flexible substrates, limited by thermal and radiation tolerances and/or unwanted charging effects.<sup>40</sup> EBL is also not an easily scalable manufacturing technique; therefore, the use of optical lithography on such chalcogenides should be carefully considered based on the type of substrate, developer solution, etc.

To gain more insights, Fig. 5 compares the on-state current and field-effect mobility ( $\mu_{FE}$ ) of different materials vs the on/off current ratio. Overall, the uncapped samples show higher on/off ratio, whereas the  $\text{AlO}_x$ -capped samples have lower on/off ratio, as shown by the two shaded regions in Fig. 5. While EBL patterned uncapped samples (triangle symbols) show improved on-state current compared to uncapped devices patterned with UV lithography (circle symbols), the



**FIG. 4.** Measured (a) transfer and (b) output characteristics of uncapped 5 nm thick  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  deposited at  $180^\circ\text{C}$ . This represents a “hero” device, with field-effect mobility  $\mu_{FE} \approx 5.5\ \text{cm}^2\ \text{V}^{-1}\ \text{s}^{-1}$  at room temperature. Measured (c) transfer and (d) output characteristics of a bilayer (2 nm  $\text{Sb}_2\text{Te}_3/3$  nm  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ ) device. Both devices were patterned with electron-beam lithography (EBL). Small arrows represent voltage sweep directions. Note linear and logarithmic scales in (a) and (c).



**FIG. 5.** Plot of our measured (a) on-state current ( $I_{\text{on}}$ ) and (b) field-effect mobility ( $\mu_{\text{FE}}$ ) vs on/off current ratio ( $I_{\text{on}}/I_{\text{off}}$ ) for various fabricated transistors. RT = room temperature, EBL = electron-beam lithography; Error bars represent standard deviation among 5–10 devices.

$\text{AlO}_x$ -capped samples (square symbols) still show significantly higher on-state current. This indicates an additional phenomenon responsible for higher on-state current in the  $\text{AlO}_x$ -capped devices. Here, we observe a simultaneous increase in both on-state and off-state current, indicating higher mobility and/or carrier concentration, which could be attributed to possible Al diffusion into the chalcogenide film<sup>41</sup> or an interfacial doping effect.<sup>42,43</sup> In order to understand this, we perform x-ray diffraction (XRD) analysis on uncapped and  $\text{AlO}_x$ -capped  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  (20 nm thick), noting enhanced crystallization peaks in the sample capped with 2 nm  $\text{AlO}_x$  (see [supplementary material](#) Sec. S4). This is possibly due to Al-induced crystallization of the  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  film, a common phenomenon for amorphous silicon<sup>44,45</sup> and germanium.<sup>46</sup> This enhanced crystallinity of the films is also in agreement with the higher on-state current in the  $\text{AlO}_x$ -capped devices.

The effect of reducing the channel thickness is also shown in [Fig. 5](#) with a dashed arrow. We fabricate both uncapped and  $\text{AlO}_x$ -capped  $\text{Sb}_2\text{Te}_3$  samples with thinner sputtered channels (4, 3, and 2 nm) in order to improve the gate modulation. The 4 nm thick  $\text{Sb}_2\text{Te}_3$  sample (shown in [Fig. 5](#)) expectedly shows higher on/off ratio but lower on-state current because there is a trade-off when scaling down the thickness. The 3 and 2 nm samples showed very low on-state current and, hence, are not included in the plot. The lowering of mobility is possibly caused by increased carrier scattering at reduced channel thickness.<sup>37</sup> As a result of such degradation at lower sputtered thicknesses, we kept our investigation of other materials down to 5 nm thick channels.

Interestingly, we do not observe improved performance for the bilayer  $\text{Sb}_2\text{Te}_3/\text{Ge}_2\text{Sb}_2\text{Te}_5$  transistor compared to its single-layer counterparts, as was indicated by the Hall and TLM measurements of thicker (23 and 53 nm) superlattice stacks. This could be because the bilayer sample was fabricated with a thickness limited to 5 nm in order to achieve appreciable gate modulation. It should be noted that the bilayer and superlattice structures are fabricated by first depositing a seed layer ( $\text{Sb}_2\text{Te}_3$ ) at room temperature before the subsequent chalcogenide deposition(s) at high temperature. This leads to highly oriented crystalline layers with van der Waals-like gaps as reported in the

literature.<sup>27,30,47</sup> As a result, the multilayer stacks can have improved interfaces between the high-temperature deposited chalcogenide layers, following the first interface with the seed layer. On the other hand, the only interface in the bilayer sample is between the seed layer and the high-temperature deposited layer. The top layers and/or interfaces could be responsible for facilitating the lateral transport in the thicker superlattices, and thus, the improvement is not observed in the bilayer sample. Moreover, the superlattice stack is formed with thicker  $\text{Sb}_2\text{Te}_3$  layers (both as a seed layer and in subsequent sub-layers) in contrast to using only a 2 nm  $\text{Sb}_2\text{Te}_3$  seed layer in the bilayer sample, which could have a distinct role in crystallization of the subsequent layer(s).<sup>47</sup>

Overall, we achieve the most optimized performance for our p-channel transistors with 5 nm  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  deposited at 180 °C, patterned with benign solvent-based developer. A cross-sectional scanning electron microscopy (SEM) image of an optimized device and the corresponding channel thickness measured with atomic force microscopy (AFM) are shown in [supplementary material](#) Fig. S4. Our “hero” device reaches  $I_{\text{on}} \approx 1.26 \mu\text{A}/\mu\text{m}$  at  $V_{\text{DS}} = -1 \text{ V}$  and  $\mu_{\text{FE}} \approx 5.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , with  $I_{\text{on}}/I_{\text{off}} \approx 10^4$ , and is shown in [Figs. 4\(a\)](#) and [4\(b\)](#). The average devices have  $I_{\text{on}} \approx 0.42 \mu\text{A}/\mu\text{m}$  at  $V_{\text{DS}} = -1 \text{ V}$  and  $\mu_{\text{FE}} \approx 1.7 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , with  $I_{\text{on}}/I_{\text{off}} \approx 8640$ , and the data measured on all such devices are summarized in [supplementary material](#) Fig. S5. (All transistors have  $L = 10 \mu\text{m}$  and are not limited by their contact resistance.<sup>48</sup>) The only other study in the literature,<sup>24,25</sup> which reports Ge, Sb, and Te-based chalcogenide thin film transistors below 10 nm thickness, is for as-deposited (amorphous)  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  films, which show the on-state current and the field-effect mobility of  $\sim 0.01 \mu\text{A}/\mu\text{m}$  and  $\sim 0.04 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , respectively, with  $I_{\text{on}}/I_{\text{off}}$  up to 388. Notably, their annealed (crystalline) films at 5 nm thickness showed deteriorated performance, which was attributed to a degradation of the contact and surface area during annealing.<sup>24</sup> In comparison, our hero (average) device shows  $\sim 140\times$  ( $\sim 40\times$ ) improvement in field-effect mobility, and nearly  $30\times$  improvement in on/off current ratio. A comparative analysis of our work with relevant material systems

using BEOL-compatible large-scale deposition methods is illustrated in [supplementary material](#) Table S2.

In conclusion, we have shown that it is possible to obtain p-channel transistors with a mobility of  $5.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and an on/off current ratio of  $\sim 10^4$  at room temperature, using 5 nm thick  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  films sputtered at  $180^\circ\text{C}$ , a deposition process, which is compatible with both flexible substrates and BEOL integration. This is important, because there are very few p-channel transistor options,<sup>10,49,50</sup> as the majority of chalcogenide or oxide transistors are known to be n-type.<sup>51,52</sup> We also find hole Hall mobility up to  $18 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  in 23 nm thick  $\text{Sb}_2\text{Te}_3/\text{GeTe}$  superlattices and field-effect mobility up to  $6.2 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  in 5 nm thick  $\text{Sb}_2\text{Te}_3$  capped with  $\text{AlO}_x$  at room temperature. These results are also important for further optimization of emerging phase-change memory structures, where both electrical and thermal material properties play a crucial role. Future work must continue to optimize such chalcogenide thin films, e.g., by atomic layer deposition (ALD) or controlled thinning of the channel region of thicker deposited films, which could lead to further improvement in gate modulation with minimal degradation in mobility. The addition of thin high- $\kappa$  dielectrics or double-gates could also improve the on/off current ratio of such p-type transistors.

See the [supplementary material](#) for details about sample fabrication, measurement, and characterization.

This work was performed at the Stanford Nanofabrication Facility (SNF) and Stanford Nano Shared Facilities (SNSF), supported by the National Science Foundation (NSF) under Award Nos. 1542152 and 2026822. S.W., A.I.K., K.M.N., and M.I. acknowledge the Stanford Graduate Fellowship (SGF) program. A.D. was supported by the Swiss National Science Foundation's Early Postdoc.Mobility fellowship (Grant No. P2EZP2\_181619) and the Beijing Institute of Collaborative Innovation (BICI). A.D. and M.E.C. were also supported in part by the NSF Engineering Research Center for Power Optimization of Electro-Thermal Systems (POETS) with Cooperative Agreement No. 1449548. S.W., A.I.K., and E.P. acknowledge funding from the Semiconductor Research Corporation (SRC) Task Nos. 3004 and 2826 and from the Stanford Non-volatile Memory Technology Research Initiative (NMTRI). V.C. was partly supported by the Stanford SystemX Alliance. E.P. acknowledges partial support from ASCENT, one of six centers in JUMP, an SRC program sponsored by DARPA.

## AUTHOR DECLARATIONS

### Conflict of Interest

The author have no conflicts to disclose.

### DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding author upon reasonable request.

## REFERENCES

- P. Guo, A. Sarangan, and I. Agha, *Appl. Sci.* **9**, 530 (2019).
- F. Liao, Y. Ding, Y. Lin, T. Tang, B. Qiao, Y. Lai, J. Feng, and B. Chen, *Microelectron. J.* **37**, 841 (2006).
- Q. Lou, X. Xu, Y. Huang, B. Zhu, Y. Yu, and J. He, *ACS Appl. Energy Mater.* **3**, 2063 (2020).
- R. B. Jacobs-Gedrim, M. T. Murphy, F. Yang, N. Jain, M. Shanmugam, E. S. Song, Y. Kandel, P. Hesamaddin, H. Y. Yu, M. P. Anantram, D. B. Janes, and B. Yu, *Appl. Phys. Lett.* **112**, 133101 (2018).
- A. I. Khan, H. Kwon, R. Islam, C. Perez, M. E. Chen, M. Asheghi, K. E. Goodson, H. S. P. Wong, and E. Pop, *IEEE Electron Device Lett.* **41**, 1657 (2020).
- A. Nathan, A. Ahnood, M. T. Cole, L. Sungsik, Y. Suzuki, P. Hiralal, F. Bonaccorso, T. Hasan, L. Garcia-Gancedo, A. Dyadyusha, S. Haque, P. Andrew, S. Hofmann, J. Moultrie, C. Daping, A. J. Flewitt, A. C. Ferrari, M. J. Kelly, J. Robertson, G. A. J. Amaratunga, and W. I. Milne, *Proc. IEEE* **100**, 1486 (2012).
- C. Fenouillet-Beranger, L. Brunet, P. Batude, L. Brevard, X. Garros, M. Casse, J. Lacord, B. Sklenard, P. Acosta-Alba, S. Kerdiles, A. Tavernier, C. Vizioz, P. Besson, R. Gassilloud, J. M. Pedini, J. Kanyandekwe, F. Mazen, A. Magalhaes-Lucas, C. Cavalcante, D. Bosch, M. Ribotta, V. Lapras, M. Vinet, F. Andrieu, and J. Arcamone, *IEEE Trans. Electron Devices* **68**, 3142 (2021).
- S. Datta, S. Dutta, B. Grisafe, J. Smith, S. Srinivasa, and H. Ye, *IEEE Micro* **39**, 8 (2019).
- L. Petti, N. Münzenrieder, C. Vogt, H. Faber, L. Büthe, G. Cantarella, F. Bottacchi, T. D. Anthopoulos, and G. Tröster, *Appl. Phys. Rev.* **3**, 021303 (2016).
- Z. Wang, P. K. Nayak, J. A. Caraveo-Frescas, and H. N. Alshareef, *Adv. Mater.* **28**, 3831 (2016).
- M. M. Shulaker, G. Hills, N. Patil, H. Wei, H.-Y. Chen, H. S. P. Wong, and S. Mitra, *Nature* **501**, 526 (2013).
- L. Liu, J. Han, L. Xu, J. Zhou, C. Zhao, S. Ding, H. Shi, M. Xiao, L. Ding, Z. Ma, C. Jin, Z. Zhang, and L.-M. Peng, *Science* **368**, 850 (2020).
- M. D. Bishop, G. Hills, T. Srimani, C. Lau, D. Murphy, S. Fuller, J. Humes, A. Ratkovich, M. Nelson, and M. M. Shulaker, *Nat. Electron.* **3**, 492 (2020).
- J. M. Yáñez-Limón, J. González-Hernández, J. J. Alvarado-Gil, I. Delgado, and H. Vargas, *Phys. Rev. B* **52**, 16321 (1995).
- N. Peranio, M. Winkler, Z. Aabdin, J. König, H. Böttner, and O. Eibl, *Phys. Status Solidi A* **209**, 289 (2012).
- L. E. Shelimova, O. G. Karpinskii, P. P. Konstantinov, M. A. Kretova, E. S. Avilov, and V. S. Zemskov, *Inorg. Mater.* **37**, 342 (2001).
- S. K. Bahl and K. L. Chopra, *J. Appl. Phys.* **41**, 2196 (1970).
- H.-K. Lyeo, D. G. Cahill, B.-S. Lee, J. R. Abelson, M.-H. Kwon, K.-B. Kim, S. G. Bishop, and B.-K. Cheong, *Appl. Phys. Lett.* **89**, 151904 (2006).
- Y. Yin, A. Miyachi, D. Niida, H. Sone, and S. Hosaka, *Jpn. J. Appl. Phys., Part 1* **45**, 3238 (2006).
- S. Hosaka, *Microelectron. Eng.* **73–74**, 736 (2004).
- S. Hosaka, K. Miyachi, T. Tamura, Y. Yin, and H. Sone, *IEEE Trans. Electron Devices* **54**, 517 (2007).
- K.-B. Song, S.-S. Lee, K.-A. Kim, J.-D. Suh, J.-H. Kim, T.-S. Lee, B.-k Cheong, and W.-M. Kim, *Appl. Phys. Lett.* **90**, 263510 (2007).
- Y. Cai, P. Zhou, T. Tang, C. Gao, and Y. Lin, *Integr. Ferroelectr.* **110**, 34 (2009).
- A. Daus, S. Han, S. Knobelspies, G. Cantarella, and G. Tröster, *Materials* **11**, 1672 (2018).
- A. Daus, S. Han, S. Knobelspies, G. Cantarella, C. Vogt, N. Munzenrieder, and G. Tröster, in *IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA (IEEE, 2017), pp. 8.1.1–8.1.4.
- H. S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, and K. E. Goodson, *Proc. IEEE* **98**, 2201 (2010).
- J. Tominaga, *Phys. Status Solidi RRL* **13**, 1800539 (2019).
- A. I. Khan, A. Daus, R. Islam, K. M. Neilson, H. R. Lee, H. S. P. Wong, and E. Pop, *Science* **373**, 1243 (2021).
- A. G. Kusne, H. Yu, C. Wu, H. Zhang, J. Hattrick-Simpers, B. DeCost, S. Sarker, C. Oses, C. Toher, S. Curtarolo, A. V. Davydov, R. Agarwal, L. A. Bendersky, M. Li, A. Mehta, and I. Takeuchi, *Nat. Commun.* **11**, 5966 (2020).
- H. Kwon, A. I. Khan, C. Perez, M. Asheghi, E. Pop, and K. E. Goodson, *Nano Lett.* **21**, 5984 (2021).
- S. Cecchi, E. Zallo, J. Momand, R. Wang, B. J. Kooi, M. A. Verheijen, and R. Calarco, *APL Mater.* **5**, 026107 (2017).
- A. Daus, S. Knobelspies, G. Cantarella, and G. Tröster, *Appl. Phys. Lett.* **113**, 102105 (2018).
- D. T. L. Nguyen Thi Thu Thao, B. H. Giang, D. Huu Tung, N. Trung Kien, P. Thi Hong, N. Tran Thuat, N. Viet Tuyen, N. The Toan, and N. Quoc Hung, *arXiv:1912.11274* (2019).

- <sup>34</sup>V. Bragaglia, F. Arciprete, W. Zhang, A. M. Mio, E. Zallo, K. Perumal, A. Giussani, S. Cecchi, J. E. Boschker, H. Riechert, S. Privitera, E. Rimini, R. Mazzarello, and R. Calarco, *Sci. Rep.* **6**, 23843 (2016).
- <sup>35</sup>S. Caravati, M. Bernasconi, T. D. Kühne, M. Krack, and M. Parrinello, *J. Phys.: Condens. Matter* **21**, 255501 (2009).
- <sup>36</sup>D. Das, K. Malik, A. K. Deb, S. Dhara, S. Bandyopadhyay, and A. Banerjee, *J. Appl. Phys.* **118**, 045102 (2015).
- <sup>37</sup>C. Zhao, C. Tan, D.-H. Lien, X. Song, M. Amani, M. Hettick, H. Y. Y. Nyein, Z. Yuan, L. Li, M. C. Scott, and A. Javey, *Nat. Nanotechnol.* **15**, 53 (2020).
- <sup>38</sup>A. Daus, C. Roldán-Carmona, K. Domanski, S. Knobelspies, G. Cantarella, C. Vogt, M. Grätzel, M. K. Nazeeruddin, and G. Tröster, *Adv. Mater.* **30**, 1707412 (2018).
- <sup>39</sup>J. G. Goodberlet, *Appl. Phys. Lett.* **76**, 667 (2000).
- <sup>40</sup>K. Scholten and E. Meng, *Microsyst. Nanoeng.* **2**, 16053 (2016).
- <sup>41</sup>L. Lu, W. Dong, J. K. Behera, L. Chew, and R. E. Simpson, *J. Mater. Sci.* **54**, 2814 (2019).
- <sup>42</sup>R. Hezel and K. Jaeger, *J. Electrochem. Soc.* **136**, 518 (1989).
- <sup>43</sup>F. Werner and J. Schmidt, *Appl. Phys. Lett.* **104**, 091604 (2014).
- <sup>44</sup>F. A. Khalifa, H. A. Naseem, J. L. Shultz, and W. D. Brown, *Thin Solid Films* **355–356**, 343 (1999).
- <sup>45</sup>A. M. Al-Dhafiri and H. A. Naseem, in *Conference Record of the Thirty-first IEEE Photovoltaic Specialists Conference, 3–7 January 2005, Lake Buena Vista, FL* (IEEE, 2005), pp. 1516–1519.
- <sup>46</sup>C. K. Singh, T. Tah, D. T. Sunitha, S. R. Polaki, K. K. Madapu, S. Ilango, S. Dash, and A. K. Tyagi, *AIP Conf. Proc.* **1731**, 080057 (2016).
- <sup>47</sup>J. Feng, A. Lotnyk, H. Bryja, X. Wang, M. Xu, Q. Lin, X. Cheng, M. Xu, H. Tong, and X. Miao, *ACS Appl. Mater. Interfaces* **12**, 33397 (2020).
- <sup>48</sup>S. Deshmukh, E. Yalon, F. Lian, K. E. Schauble, F. Xiong, I. V. Karpov, and E. Pop, *IEEE Trans. Electron Devices* **66**, 3816 (2019).
- <sup>49</sup>C. W. Shih, A. Chin, C. F. Lu, and W. F. Su, *Sci. Rep.* **8**, 889 (2018).
- <sup>50</sup>J. Jo, J. D. Lenef, K. Mashooq, O. Trejo, N. P. Dasgupta, and R. L. Peterson, *IEEE Trans. Electron Devices* **67**, 5557 (2020).
- <sup>51</sup>S. M. Kwon, J. K. Won, J.-W. Jo, J. Kim, H.-J. Kim, H.-I. Kwon, J. Kim, S. Ahn, Y.-H. Kim, M.-J. Lee, H.-i Lee, T. J. Marks, M.-G. Kim, and S. K. Park, *Sci. Adv.* **4**, eaap9104 (2018).
- <sup>52</sup>N. Tiwari, A. Nirmal, M. R. Kulkarni, R. A. John, and N. Mathews, *Inorg. Chem. Front.* **7**, 1822 (2020).

## Supplementary Material

# Lateral Electrical Transport and Field-Effect Characteristics of Sputtered P-Type Chalcogenide Thin Films

Sumaiya Wahid<sup>1</sup>, Alwin Daus<sup>1</sup>, Asir Intisar Khan<sup>1</sup>, Victoria Chen<sup>1</sup>, Kathryn M. Neilson<sup>1</sup>, Mahnaz Islam<sup>1</sup>, Michelle E. Chen<sup>2</sup> and Eric Pop<sup>1,2,a)</sup>

<sup>1</sup>Department of Electrical Engineering, Stanford University, Stanford, California 94305, USA

<sup>2</sup>Department of Materials Science and Engineering, Stanford University, Stanford, California 94305, USA

## S1. Fabrication Details

### I. Van der Pauw Hall Measurement Structures

We fabricate van der Pauw structures for Hall measurements by depositing chalcogenide thin films on insulating substrates (sapphire, or 450 nm SiO<sub>2</sub> on Si). For this, we deposit ~50 nm thick single layer films of Sb<sub>2</sub>Te<sub>3</sub>, Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> and Ge<sub>4</sub>Sb<sub>6</sub>Te<sub>7</sub> at room temperature by direct current (DC) and/or radio frequency (RF) magnetron sputtering using an AJA ATC 1800-F sputtering system (details in Table S1). Then, we sputter four metal contacts of TiN (10-20 nm)/Pt (40-50 nm) on the corners of the sample using a shadow mask. The films are then annealed *ex situ* for ~30 minutes in air on a hot plate at a temperature of 180°C for Sb<sub>2</sub>Te<sub>3</sub> and Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> and 200°C for Ge<sub>4</sub>Sb<sub>6</sub>Te<sub>7</sub>, at or above their respective crystallization temperatures.<sup>1-3</sup> Other than films with a single type of chalcogenide, we also investigate the transport properties of multilayer chalcogenide films of Sb<sub>2</sub>Te<sub>3</sub>/GeTe. For this, we first deposit a 3 nm thick Sb<sub>2</sub>Te<sub>3</sub> seed layer at room temperature, which is annealed *in situ* at 180°C before depositing alternating stacks of GeTe (1 nm) / Sb<sub>2</sub>Te<sub>3</sub> (4 nm) at 180°C without breaking vacuum (~10<sup>-7</sup> Torr). It has been reported in literature that such seed layers enable the deposition of crystalline and layered films in superlattice stacks.<sup>4-6</sup> We fabricate two samples of such chalcogenide superlattices with total 4 and 10 periods, thus making 23 and 53 nm thick multilayer films, respectively.

TABLE S1. Parameters used for sputtering

Material	Power (W)	Deposition Pressure (mTorr)	Ar flow (sccm)	Rate (nm/min)
Ge <sub>2</sub> Sb <sub>2</sub> Te <sub>5</sub>	12 (DC)	2	20	5.6
Ge <sub>4</sub> Sb <sub>6</sub> Te <sub>7</sub>	12 (DC)	2	20	6.0
Sb <sub>2</sub> Te <sub>3</sub>	30 (RF)	4	30	1.2
GeTe	30 (RF)	4	30	2.4

\*sccm: standard cubic centimeters per minute

### II. Back-gated Field-Effect Transistor Structures

A schematic diagram illustrating the basic steps of transistor fabrication process is shown in Fig. S1. Single and bilayer material transistors are fabricated on 90 nm thick SiO<sub>2</sub> on a degenerately doped p++ silicon substrate which is used as the back-gate electrode. The SiO<sub>2</sub> back-gate dielectric is formed through dry thermal oxidation of the substrate. For both uncapped and AlO<sub>x</sub>-capped devices, we deposit the single layer chalcogenide film (4 to 5 nm) at room temperature or an elevated temperature (180°C) using DC and/or RF magnetron sputtering (details in Table S1). For the bilayer films, 2 nm Sb<sub>2</sub>Te<sub>3</sub> is deposited at room temperature as a seed layer, followed by a deposition of 3 nm Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> at 180°C. In case of AlO<sub>x</sub>-capped devices, an *ex-situ* deposition of ~2 nm Al is done on top of the chalcogenide using electron beam

<sup>a)</sup> Author to whom correspondence should be addressed: [epop@stanford.edu](mailto:epop@stanford.edu)

evaporation. The deposited Al layer is then allowed to immediately oxidize in air forming an  $\text{AlO}_x$  capping layer on the semiconductor.




FIG. S1. A schematic illustration of the fabrication process flow.

Next, we define the source and drain metal contacts by optical ultraviolet (UV) lithography in all the samples. In this step, LOL-2000 is used as the lift-off layer (generating an undercut in the resist stack), which is baked at  $180^\circ\text{C}$  for 5 minutes; then, SPR-3612 is used as the photoresist layer (baked at  $90^\circ\text{C}$  for 1 min). The baking step above the crystallization temperatures of  $\text{Sb}_2\text{Te}_3$  and  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  ensures that our investigated films are polycrystalline even in case of a room-temperature deposition. The  $\text{Ge}_4\text{Sb}_6\text{Te}_7$  sample, which has a higher crystallization temperature ( $\sim 200^\circ\text{C}$ ),<sup>3</sup> is later annealed on a hot plate in air at  $200^\circ\text{C}$  for  $\sim 30$  minutes to ensure polycrystalline film formation. After resist baking, the samples are exposed to 405 nm wavelength laser using a direct write lithography tool (Heidelberg MLA150). Microposit MF-26A, an aqueous developer containing TMAH, is used to develop the pattern in 30-40 sec., which needs to be handled carefully because such developer can attack the underlying semiconductor film (see Section S3).

For two of the samples ( $180^\circ\text{C}$  deposited  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  and bilayer  $\text{Sb}_2\text{Te}_3/\text{Ge}_2\text{Sb}_2\text{Te}_5$ ), we also employ electron-beam lithography (EBL) to define the source and drain contacts. Polymethyl methacrylate (PMMA) 495K A2 (lift-off layer) followed by PMMA 950K A4 form the resist stack (each baked at  $180^\circ\text{C}$  for 5 minutes) for the lift-off process in EBL. The JEOL JBX-6300 electron-beam lithography tool is used to expose the samples to electron beam with a dose of  $800 \mu\text{C cm}^{-2}$ , and current of 4 nA (fine contact regions) or 9 nA (etch regions for channel patterning). Then we use a 1:1 solution of methyl isobutyl ketone (MIBK) : isopropyl alcohol (IPA) for 30 seconds for pattern development. This is a solvent-based developer which shows no sign of chalcogenide etching. For all the samples, with the exception of room temperature deposited  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , a bilayer metal stack of TiN (10-20 nm) / Pt (40-50 nm) is then sputtered and lifted-off to form the source and drain metal pads. For the room temperature deposited  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  an e-beam evaporated Ge/Ni/Au (5 nm/5 nm/30 nm) stack is used as contacts.<sup>7,8</sup> Note, because we investigate long

channel devices (10  $\mu\text{m}$ ), the transistors are not limited by their contact resistance<sup>9</sup> and the difference in contact materials does not significantly affect our results. Finally, the chalcogenide channel region is patterned with UV lithography and reactive ion etching, 10 mTorr pressure using  $\text{CF}_4$ ,  $\text{CH}_4$  and Ar gases at 60 W bias RF forward power and 400 W ICP RF forward power.

## S2. Electrical Measurements

The Hall measurements are performed using a Lakeshore 8404 Hall Measurement tool, applying an excitation current ( $I_{\text{exc}}$ ) of 0.1 mA and a DC magnetic field ( $B$ ) of 0.5 T. The electrical measurements for TLM and transistor devices are done at room temperature in air using a probe station combined with a Keithley 4200-SCS. The TLM measurements were done at  $V_{\text{DS}} = -1$  V and the parameters were extracted at  $V_{\text{GS}} = 0$  V. In all the TLM and transistor measurements, the gate current did not exceed  $\sim 0.1$  nA/ $\mu\text{m}$ , which is significantly lower than the measured on-state current of the devices.

## S3. Atomic Force Microscopy (AFM) to determine etching by photoresist developer

During the UV lithography process, the thickness of the chalcogenide etched by the MF-26A developer is determined by measuring the step height from the non-contact atomic force microscope (AFM) images, captured using Asylum AFM MFP-3D (Fig. S2). The numbers, however, may vary because the samples are developed manually, and the rate of agitation or stirring is not identical for all three samples. Nonetheless, because pattern development takes at least 20 to 25 sec. (to wash away the photoresist in the developed regions), the total development time had to be  $\sim 30$  to 40 sec. to ensure reliable pattern development throughout the chip. During this time, the chalcogenide thickness etched by the developer is  $\sim 1.2$ , 1.6 and 2.1 nm in 30 seconds of total development time for  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ ,  $\text{Ge}_4\text{Sb}_6\text{Te}_7$  and  $\text{Sb}_2\text{Te}_3$ , respectively.




FIG. S2. Atomic force microscope (AFM) images along with respective step heights across the edges of (a)  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ , (b)  $\text{Ge}_4\text{Sb}_6\text{Te}_7$ , and (c)  $\text{Sb}_2\text{Te}_3$  samples etched by MF-26A developer.

## S4. X-Ray Diffraction (XRD)

For X-Ray diffraction analysis, we prepare two samples where 20 nm thick  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  films are deposited at room temperature. One of the samples is capped with 2 nm thick e-beam evaporated Al (naturally oxidized to  $\text{AlO}_x$ ) and then both samples are baked at  $180^\circ\text{C}$  for 5 min. in air to mimic the lithography baking steps. Next, we perform the XRD tests using PANalytical X'Pert 2 diffractometer with a  $\text{Cu K}\alpha$  ( $\lambda = 0.154056$  nm) radiation source, aligned to the silicon (400) plane. Figure S3 displays increased intensity

in the crystallization peaks of the  $\text{AlO}_x$ -capped sample (magenta solid line) compared to the uncapped sample (blue dashed line), showing enhanced crystallization in the  $\text{AlO}_x$ -capped film.




FIG. S3. X-Ray diffraction analysis on uncapped and  $\text{AlO}_x$ -capped 20 nm thick  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  samples deposited at room temperature.

### S5. Scanning Electron Microscopy (SEM) and AFM for channel thickness

We perform cross-sectional scanning electron microscopy (SEM) on a device from the  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  sample deposited at  $180^\circ\text{C}$  and patterned with e-beam lithography, showing the cross-section under the contact region. Figure S4(a) clearly shows the  $\text{SiO}_2$  gate dielectric and Pt contact layer on the Si substrate whereas the TiN contact layer and the  $\text{Ge}_2\text{Sb}_2\text{Te}_5$  channel are seen in the zoomed inset. A FEI Helios NanoLab 600i DualBeam Focused Ion Beam (FIB) and SEM is used to take the cross-sectional image at 20 kV accelerating voltage and 0.17 nA probe current. Park XE-100 scanning probe microscopy is used to get the non-contact AFM image of the channel using NSC15/Al BS tips. The corresponding step height confirms the channel thickness to be  $5.3 \pm 0.4$  nm (denoted as  $\sim 5$  nm). The error range of the thickness is a fitting error for the step profile. The spike at the edge of the channel is due to hardened residual resist from the dry etch.




FIG. S4. (a) Cross-sectional scanning electron microscopy (SEM) image of the device underneath the contact, with zoomed view in the inset taken at a  $52^\circ$  angle tilt. (b) Atomic force microscope (AFM) image along with step height showing the channel thickness.

## S6. Bar graphs of Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> transistor measurements

The data for field-effect mobility ( $\mu_{FE}$ ), on-state current ( $I_{on}$ ) and current on/off ratio ( $I_{on}/I_{off}$ ) in the 11 measured transistors for Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> deposited at 180°C and patterned with solvent-based developer, are illustrated in Fig. S5.  $I_{on}$  refers to  $I_D$  at  $V_{GS} = -70$  V and  $I_{off}$  refers to  $I_D$  at  $V_{GS} = 70$  V. All transistors have  $L = 10$   $\mu\text{m}$  and are measured at  $V_{DS} = -1$  V.




FIG. S5. (a) Field-effect mobility ( $\mu_{FE}$ ), (b) on-state current ( $I_{on}$ ) at  $V_{DS} = -1$  V, and (c) current on/off ratio ( $I_{on}/I_{off}$ ) for different devices in the Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> sample deposited at 180°C and patterned with solvent-based developer. Device # 7 (marked by the red label) represents the ‘hero’ device mentioned in the main text. The average values are:  $\mu_{FE} \approx 1.7$   $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ ,  $I_{on} \approx 0.42$   $\mu\text{A}/\mu\text{m}$  at  $V_{DS} = -1$  V, and  $I_{on}/I_{off} \approx 8640$ .

## S7. Comparison table of BEOL-compatible p-FETs based on chalcogenide compounds

Table S2 compares our data for Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>, Sb<sub>2</sub>Te<sub>3</sub> and Ge<sub>4</sub>Sb<sub>6</sub>Te<sub>7</sub> with reported studies of similar chalcogenide compounds, deposited at a BEOL-compatible temperature ( $\leq 500^\circ\text{C}$ ) using industrial-scale methods. The average values of  $I_{on}$ ,  $\mu_{FE}$ , and  $I_{on}/I_{off}$  are mentioned for all three materials whereas the ‘hero’ device for the most optimized sample is presented in parentheses.

Deposition method*	Temp. ( $^\circ\text{C}$ )#	Channel Material	Channel thickness (nm)	$L$ ( $\mu\text{m}$ )	$I_{on}$ at $V_{DS} = -1$ V ( $\mu\text{A}/\mu\text{m}$ )	$\mu_{FE}$ ( $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ )	$I_{on}/I_{off}$	Ref.
Co-sputt.	-	c-Ge <sub>2</sub> Sb <sub>2</sub> Te <sub>5</sub>	80	30	$\sim 120$	-	13.68	<sup>10</sup>
Sputt.	135 (A)	c-Ge <sub>2</sub> Sb <sub>2</sub> Te <sub>5</sub>	10	0.4	$\sim 0.003$	-	3.67	<sup>11</sup>
Sputt.	300 (A)	c-Ge <sub>2</sub> Sb <sub>2</sub> Te <sub>5</sub>	50	2	$\sim 0.006$	-	$\sim 20$	<sup>12</sup>
DC mag. sputt.	RT (D)	a-Ge <sub>2</sub> Sb <sub>2</sub> Te <sub>5</sub>	5	10	0.01	0.04	388	<sup>7</sup>
	200 (A)	c-Ge <sub>2</sub> Sb <sub>2</sub> Te <sub>5</sub>	10	10	1.3	6.72	16	<sup>7</sup>
Seleniz.	450 (P)	PdSe <sub>2</sub>	8	6000	$5.3 \times 10^{-4}$	$\sim 7.9$	$\sim 5$	<sup>13</sup>
CVD	500 (G), 300 (A)	PtSe <sub>2</sub>	1.6	-	-	13.86	40	<sup>14</sup>
PLD	300 (A)	ZnTe	75	20	$1.75 \times 10^{-3}$	0.01	$\sim 2.3$	<sup>15</sup>
DC mag. sputt.	180 (D)	c-Ge <sub>2</sub> Sb <sub>2</sub> Te <sub>5</sub>	5	10	0.42 (1.26)	1.7 (5.5)	8640 ( $\sim 10^4$ )	This work <sup>†</sup>
RF mag. sputt.	180 (A)	c-Sb <sub>2</sub> Te <sub>3</sub>	5	10	0.016	0.06	914	This work
DC mag. sputt.	200 (A)	c-Ge <sub>4</sub> Sb <sub>6</sub> Te <sub>7</sub>	5	10	0.05	0.18	387	This work

\* Sputt. = sputtering; mag. = magnetron; seleniz. = selenization; CVD = chemical vapor deposition; PLD = pulsed laser deposition; DC = direct current; RF = radio frequency

# A = Annealing; D = Deposition; P = Processing; G = Growth

<sup>†</sup> Hero device is shown in parentheses

## Supplementary References

- <sup>1</sup> R. B. Jacobs-Gedrim, M. T. Murphy, F. Yang, N. Jain, M. Shanmugam, E. S. Song, Y. Kandel, P. Hesamaddin, H. Y. Yu, M. P. Anantram, D. B. Janes, and B. Yu, *Appl. Phys. Lett.* **112**, 133101 (2018).
- <sup>2</sup> P. Guo, A. Sarangan, and I. Agha, *Appl. Sci.* **9**, 530 (2019).
- <sup>3</sup> A. G. Kusne, H. Yu, C. Wu, H. Zhang, J. Hattrick-Simpers, B. DeCost, S. Sarker, C. Oses, C. Toher, S. Curtarolo, A. V. Davydov, R. Agarwal, L. A. Bendersky, M. Li, A. Mehta, and I. Takeuchi, *Nat. Commun.* **11**, 5966 (2020).
- <sup>4</sup> J. Tominaga, *Phys. Status Solidi RRL* **13**, 1800539 (2018).
- <sup>5</sup> J. Feng, A. Lotnyk, H. Bryja, X. Wang, M. Xu, Q. Lin, X. Cheng, M. Xu, H. Tong, and X. Miao, *ACS Appl. Mater. Interfaces* **12**, 33397 (2020).
- <sup>6</sup> H. Kwon, A. I. Khan, C. Perez, M. Asheghi, E. Pop, and K. E. Goodson, *Nano Lett.* **21**, 5984 (2021).
- <sup>7</sup> A. Daus, S. Han, S. Knobelspies, G. Cantarella, and G. Tröster, *Materials* **11**, 1672 (2018).
- <sup>8</sup> A. Daus, S. Han, S. Knobelspies, G. Cantarella, C. Vogt, N. Munzenrieder, and G. Tröster, in *2017 IEEE International Electron Devices Meeting (IEDM)* (San Francisco, CA, USA, 2017), pp. 8.1.1-8.1.4.
- <sup>9</sup> S. Deshmukh, E. Yalon, F. Lian, K. E. Schauble, F. Xiong, I. V. Karpov, and E. Pop, *IEEE Trans. Electron Devices* **66**, 3816 (2019).
- <sup>10</sup> F. Liao, Y. Ding, Y. Lin, T. Tang, B. Qiao, Y. Lai, J. Feng, and B. Chen, *Microelectronics J.* **37**, 841 (2006).
- <sup>11</sup> Y. Yin, A. Miyachi, D. Niida, H. Sone, and S. Hosaka, *Jpn. J. Appl. Phys.* **45**, 3238 (2006).
- <sup>12</sup> S. Hosaka, K. Miyauchi, T. Tamura, Y. Yin, and H. Sone, *IEEE Trans. Electron Devices* **54**, 517 (2007).
- <sup>13</sup> J.-L. Fan, X.-F. Hu, C. Fu, W.-W. Qin, X.-J. Min, J.-W. Zhao, L.-B. Luo, and W. Zhang, *ACS Applied Nano Materials* **4**, 7358 (2021).
- <sup>14</sup> H. Xu, H. Zhang, Y. Liu, S. Zhang, Y. Sun, Z. Guo, Y. Sheng, X. Wang, C. Luo, X. Wu, J. Wang, W. Hu, Z. Xu, Q. Sun, P. Zhou, J. Shi, Z. Sun, D. W. Zhang, and W. Bao, *Adv. Funct. Mater.* **29**, 1805614 (2018).
- <sup>15</sup> G. Lastra, A. Olivas, J. I. Mejía, and M. A. Quevedo-López, *Solid-State Electron.* **116**, 56 (2016).