

# Approaching Ballistic Transport in Monolayer MoS<sub>2</sub> Transistors with Self-Aligned 10 nm Top Gates

Chris D. English, Kirby K.H. Smithe, Runjie (Lily) Xu, and Eric Pop

Stanford University, Electrical Engineering, Stanford CA 94305, U.S.A.; Contact: [epop@stanford.edu](mailto:epop@stanford.edu)

**Abstract**—We present the first study of 10 nm self-aligned top-gated field-effect transistors (SATFETs) based on monolayer MoS<sub>2</sub>. Using a novel fabrication process, we achieve record saturation current,  $I_{D\text{sat}} > 400 \mu\text{A}/\mu\text{m}$ , sub-threshold slope down to 80 mV/dec and equivalent oxide thickness (EOT)  $\approx 2.5$  nm. Combining transistor modeling with careful gate capacitance and contact resistance measurements, we provide the first analysis of diffusive vs. ballistic transport in monolayer MoS<sub>2</sub> FETs. Results indicate the onset of ballistic transport with transmission up to 0.25 at low temperature. We also suggest a feasible route to advance MoS<sub>2</sub> transistors further to the ballistic limit.

## I. INTRODUCTION

Scaling field-effect transistors (FET) below 10 nm requires channels  $< 3$  nm thin for well-behaved device electrostatics [1, 2]. In this regime, sub-nm thick *monolayer* semiconductors like MoS<sub>2</sub> do not suffer from surface roughness scattering, unlike Si, Ge, III-Vs bulk materials [3-5]. MoS<sub>2</sub> is also appealing for highly scaled *n*-type transistors due to: 1) high-quality wafer-scale monolayer growth [6], and 2) Fermi level pinning near the conduction band [7, 8]. In addition, theoretical studies of MoS<sub>2</sub> FETs in the ballistic limit ( $L < 10$  nm) project advantages due to lower leakage currents enabled by the larger band gap ( $> 1.8$  eV) [9-11]. Some experimental studies have examined short channel behavior [7, 12-14], but until now, no one has demonstrated quasi-ballistic transport.

In this work, we demonstrate for the first time a self-aligned top-gate FET (SATFET) fabrication that allows  $\sim 10$  nm gate lengths near the scaling limit, yielding good contact resistance ( $R_C$ ) and record high saturation current in a *monolayer* MoS<sub>2</sub> FET ( $I_D > 400 \mu\text{A}/\mu\text{m}$  at room temperature). Furthermore, we demonstrate the onset of ballistic transport and provide insights to achieving fully scaled, ballistic devices. We also include a complete thermal analysis with analytic and numerical modeling to demonstrate the importance of accounting for Joule heating in the context of quasi-ballistic transport.

## II. DEVICE FABRICATION

Devices are fabricated on monolayer MoS<sub>2</sub> (thickness  $d \sim 0.615$  nm) grown by chemical vapor deposition (CVD) on SiO<sub>2</sub>(30 nm)/Si substrates [6]. After defining the channel width ( $W = 1 \mu\text{m}$ ) by XeF<sub>2</sub> etching, a narrow electrode is patterned over the MoS<sub>2</sub> by e-beam lithography. Initially, we deposit a 2 nm seed layer of Al into the pattern, which fully oxidizes after exposure to air. Subsequently, we deposit thicker Al to form the top-gate (Fig. 1a). In air, the gate forms a 5 nm self-passivated surface oxidation layer around the entire electrode (Fig. 1b) which completes the gate dielectric. Next, we deposit 10 nm Au in high vacuum ( $10^{-8}$  Torr) [6] over the entire structure,

forming self-aligned contacts with a small underlap ( $L_{\text{sp}} \approx 10$  nm, Fig. 1c). Finally, we deposit thicker Ti/Au electrodes further from the channel (Fig. 1d). Cross-sectional TEM (Fig. 1e) reveals top-gate length  $L \sim 10$  nm with uniform surrounding Al<sub>2</sub>O<sub>3</sub> thickness  $t_{\text{ox}} \approx 5-6$  nm.

## III. DEVICE MEASUREMENTS

All devices were measured in a vacuum probe station ( $\sim 10^{-5}$  Torr), with the heavily doped  $p^+$  Si substrate serving as a back-gate (BG) if needed. We first examine the top-gate capacitance ( $C_{\text{tox}}$ ), which is required to interpret our subsequent measurements. We directly measure  $C_{\text{tox}}$  on a *long channel* device ( $L = 2 \mu\text{m}$ , Figs. 2a-b) fabricated with our self-aligned process, finding  $C_{\text{tox}} \approx 1.36 \mu\text{F}/\text{cm}^2$  and EOT  $\approx 2.5$  nm. However, for  $L = 10$  nm devices, we estimate EOT  $\approx 5$  nm by examining the shift in threshold voltage ( $V_T$ ) of the top-gate vs. the back-gate voltage ( $V_{\text{BG}}$ ) [15] in Fig. 2c. This apparent change in EOT arises from fringing field effects in the short channel devices, when the assumption of a parallel plate capacitance ( $\epsilon_{\text{ox}}/t_{\text{ox}}$ ) is no longer valid. Field lines from the Al gate to the MoS<sub>2</sub> channel fringe laterally (Fig. 2d, inset), reducing the peak field at the oxide-MoS<sub>2</sub> interface. Analytic approximations [16] for the electric field (with  $t_{\text{ox}} = 5$  nm) reveal the EOT rises for  $L < 50$  nm (Fig. 2d), highlighting the need for thinner oxides and double gates at the scaling limit.

To record  $I$ - $V$  characteristics of our SATFETs, we used pulsed voltage measurements with 125  $\mu\text{s}$  duration and 0.1 s period [17]. This was needed because most SATFETs exhibited slightly hysteretic DC behavior, indicating that our top gate oxides could be further improved. Pulsed measurements eliminate the hysteresis, allowing extraction of  $V_T$ , carrier density  $n$ , and the intrinsic device behavior. (However, a drawback is that we cannot probe the lowest sub-threshold currents.)

$I$ - $V$  characteristics of a  $L = 10$  nm SATFET are shown in Figs. 3a-b for the ambient temperature  $T_0 = 225$  K (the actual device temperature,  $T$ , is much higher, as discussed later). For  $V_{\text{TG}} = 5$  V and  $V_{\text{BG}} = 0$  V, we achieve  $I_D \approx 260 \mu\text{A}/\mu\text{m}$  at  $V_{\text{DS}} = 1$  V, which saturates to over  $400 \mu\text{A}/\mu\text{m}$  at  $V_{\text{DS}} > 2$  V. In this regime, we also observe slight negative differential conductance, a sign of self-heating. Driving  $V_{\text{DS}}$ ,  $V_{\text{TG}}$ , as well as  $V_{\text{BG}}$  to high bias we can obtain  $I_D$  up to  $425 \mu\text{A}/\mu\text{m}$  for  $T_0 = 300$  K.

Sub-threshold characteristics (Figs. 3c-d) reveal good device behavior down to  $L \approx 30$  nm, with sub-threshold slope  $SS \approx 80$  mV/dec. For  $L < 30$  nm, the fringing fields lead to a lower  $V_T$ , preventing access to the deep sub-threshold regime without breaking the thin Al<sub>2</sub>O<sub>3</sub>. The minimum  $SS$  for  $L = 10$  nm is 250 mV/dec, which could be steeper below our measurement limit. The resolution of our pulsed measurements also limits probing the  $I_{\text{OFF}}$  floor, underestimating the  $I_{\text{ON}}/I_{\text{OFF}}$  ratio.

In Fig. 4, we extract the effective mobility ( $\mu$ ) and contact  $R_C$  using the transfer length method (TLM) with varying  $L$  (Fig. 1f). We see minor  $\mu$  degradation between FETs without top-gates ( $34 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ ) and FETs with top-gates ( $30 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ ), indicating a relatively good top-oxide interface. Interestingly, contrary to FETs with bulk channel materials,  $\mu$  appears to be largely independent of  $V_{\text{TG}}$  (Fig. 4b). The  $R_C$ , which is limited mostly by access resistance [7], is lowest at 80 K due to increased  $\mu$ . By adjusting  $V_{\text{TG}}$ , we can decrease this access resistance to obtain  $R_C \approx 1.7 \text{ k}\Omega\text{-}\mu\text{m}$  at  $T_0 = 300 \text{ K}$ .

#### IV. DIFFUSIVE VS BALLISTIC TRANSPORT

Taking inspiration from previous work [18, 19], we analyze our data with a virtual source (VS) model that assumes  $I_D = WQ_n(0)v_{\text{inj}}F_{\text{sat}}$ , where  $Q_n(0)$  is the charge at the top of the barrier (ToB),  $v_{\text{inj}}$  is the injection velocity, and

$$F_{\text{sat}} = \left( \frac{Tr}{2-Tr} \right) \frac{1 - \exp\left(\frac{V_{\text{DSi}}}{V_{\text{th}}}\right)}{1 + \frac{Tr}{2-Tr} \exp\left(-\frac{V_{\text{DSi}}}{V_{\text{th}}}\right)} \quad (1)$$

where  $Tr$  is the transmission across the ToB,  $V_{\text{DSi}}$  is the intrinsic voltage, and  $V_{\text{th}} = k_B T$  is the thermal voltage. This modified VS emission-diffusion (VSED) model connects the diffusive and ballistic regimes through  $Tr$ , which varies from near zero at the diffusive limit to near unity at the ballistic limit.  $v_{\text{inj}} = (2k_B T / \pi m^*)^{1/2}$  where the effective mass  $m^* = 0.45m_e$  and  $m_e$  is the electron mass.  $Tr$  is calculated from the effective channel length ( $L_{\text{EFF}}$ ) and the mean free path for back-scattering ( $\lambda$ ):

$$Tr = \frac{\lambda}{\lambda + L_{\text{EFF}}} \quad \lambda = 2 \left( \frac{V_{\text{th}}}{v_{\text{inj}}} \right) \mu. \quad (2)$$

Since  $v_{\text{inj}}$  is a function of temperature, we self-consistently account for device self-heating, following ref. [20].

Fig. 5a shows the results of this VSED model fitted to our  $L = 10 \text{ nm}$  device, by adjusting the  $L_{\text{EFF}}$  parameter. At  $V_{\text{DS}} < 1 \text{ V}$  the device is dominated by  $R_C$ , which decreases exponentially as the Schottky barrier is lowered at the drain. At  $V_{\text{DS}} > 1 \text{ V}$ , the contribution from  $R_C$  is significantly lower than the channel resistance, such that  $V_{\text{DSi}}$  approaches  $V_{\text{DS}}$ . Without self-heating (dashed lines in Fig. 5a) the VSED model cannot match the experimental data (symbols). However, the measured  $I_D$  continues to increase at high-bias, consistent with the positive  $T$  dependence of  $v_{\text{inj}}$ . The calculated  $T$  rise of the device is shown in Fig. 5b.

As a result, we obtain transmission  $Tr \approx 0.15$  for  $T = 300\text{--}400 \text{ K}$ , indicating only the onset of ballistic transport. This is not unexpected, since  $\lambda \approx 2 \text{ nm}$  for monolayer MoS<sub>2</sub> on SiO<sub>2</sub> at these carrier mobilities (Fig. 5c). However, at  $T_0 = 80 \text{ K}$  (self-heating to  $T \approx 175 \text{ K}$ ), we observe no increase in drive current despite an increase in  $\mu$  and decrease in  $R_C$  (Fig. 4). This is consistent with quasi-ballistic transport, where the decrease in  $v_{\text{inj}}$  with smaller  $T$  becomes apparent. Fig. 5d shows that we extract an effective electron velocity  $v_{\text{EFF}} \approx 9 \times 10^5 \text{ cm/s}$  and  $Tr = 0.25$  at  $T_0 = 80 \text{ K}$  ( $T \approx 175 \text{ K}$ ), indicating quasi-ballistic transport behavior. This improved  $Tr$  does not result from an increase in  $\lambda$ , which is approximately constant since the  $T$ -dependence of  $\mu$  is balanced by the  $T$ -dependence of  $v_{\text{inj}}$ . Rather, the improvement in  $Tr$  results from a smaller  $L_{\text{EFF}}$ , where  $L_{\text{EFF}} = 6.5 \text{ nm}$  for  $T_0 = 80 \text{ K}$ . At lower  $T$ , electrons injected over the ToB are more readily swept to the drain without scattering (by

thermal energy  $\approx k_B T$ ) back to the source, producing a shorter  $L_{\text{EFF}}$  (Fig. 5c inset).

At high  $V_{\text{DS}}$ ,  $v_{\text{EFF}} = v_{\text{inj}} F_{\text{sat}} \approx v_{\text{inj}} Tr / (2-Tr)$ . Thus, to realize the full potential of MoS<sub>2</sub> FETs and obtain  $v_{\text{EFF}} \approx v_{\text{inj}}$ , a higher  $Tr$ , higher  $\mu$  (for higher  $\lambda$ ) and lower  $L_{\text{EFF}}$  must be a priority. To achieve lower  $L_{\text{EFF}}$  in our devices, doped contact underlap regions and improved EOT are necessary to produce a sharper ToB profile.  $\mu$  must also be increased by reducing disorder scattering and improving the MoS<sub>2</sub>-oxide interface [21].

In Fig. 6, we project how improvements to  $L_{\text{EFF}}$  and  $\mu$  ( $\lambda$ ) could lead to increased  $I_D$  for sub-8 nm MoS<sub>2</sub> FETs. With our VS model, we choose the smallest  $L_{\text{EFF}}$  possible while maintaining electrostatic integrity against short channel effects, i.e.  $L \geq \beta(t_{\text{ch}} t_{\text{ox}} \epsilon_{\text{ch}} / \epsilon_{\text{ox}})^{1/2}$  where  $\epsilon_{\text{ch}}$  and  $\epsilon_{\text{ox}}$  are dielectric constants of the MoS<sub>2</sub> channel and top-oxide, and  $\beta \approx 2.5$  [1, 10]. Assuming EOT = 0.8 nm, this yields a minimum  $L_{\text{EFF}} \approx 3 \text{ nm}$  for monolayer MoS<sub>2</sub>. Fig. 6a projects the performance of MoS<sub>2</sub> FETs assuming  $L_{\text{EFF}} = 8 \text{ nm}$  and  $L_{\text{EFF}} = 3 \text{ nm}$ , with  $\mu = 30 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  from this work and  $\mu = 100 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  which may be possible by repairing S vacancies [21]. We also assume drain induced barrier lowering ( $DIBL$ )  $\approx 70 \text{ mV/V}$  and  $SS = 100 \text{ mV/Dec}$ , similar to ref. [11]. In general, scaling from  $L_{\text{EFF}} = 10 \text{ nm}$  to  $3 \text{ nm}$  yields a 40–50% boost in  $I_D$ . Increasing  $\mu$  from 30 to  $100 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  also results in a 50% increase ( $\lambda = 2$  to  $6.5 \text{ nm}$ ). If both an ideal  $L_{\text{EFF}} \approx 3 \text{ nm}$  and  $\mu \approx 100 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  are obtained,  $I_D$  could be increased from  $\sim 300 \text{ }\mu\text{A}/\mu\text{m}$  to  $\sim 1.2 \text{ mA}/\mu\text{m}$  ( $V_{\text{TG}} = V_{\text{DS}} = 1 \text{ V}$ ). This corresponds to an increased  $Tr$  from  $\approx 0.15$  to 0.68 (Fig. 6b), marking near ballistic transport.

We note that bulk materials like Si, Ge, and III-Vs have difficulty in this scaling limit because 1) their  $\mu$  and  $\lambda$  decrease at channel thickness  $d \leq 3 \text{ nm}$  [3-5, 22], and 2) the smaller effective masses of these materials increase the band-to-band tunneling leakage in the sub-threshold regime [22], resulting in larger  $I_{\text{OFF}}$ . The larger  $m^*$  (and bandgap) of MoS<sub>2</sub>, while detrimental to  $v_{\text{inj}}$ , allows for significantly lower  $I_{\text{OFF}}$  compared to bulk materials at very small  $L$  [9-11]. Therefore, after taking into account the effects of channel length and thickness scaling on both  $I_{\text{ON}}$  and  $I_{\text{OFF}}$ , monolayer semiconductors like MoS<sub>2</sub> near the ballistic limit could emerge as promising candidates for low-power computing.

#### CONCLUSION


We described a self-aligned fabrication process enabling MoS<sub>2</sub> FETs with  $L \approx 10 \text{ nm}$ . We demonstrate record saturation current for a monolayer MoS<sub>2</sub> FET ( $> 400 \text{ }\mu\text{A}/\mu\text{m}$ ) as well as low  $R_C$  and good  $\mu$ , among the best known to date for a monolayer semiconductor. We assessed the quasi-ballistic transport behavior of our devices including self-heating, demonstrating transmission up to 0.25 below room  $T$ . Our model also indicates that realistic improvements to  $L_{\text{EFF}}$  and  $\mu$  could move MoS<sub>2</sub> FETs closer to the ballistic limit, allowing them to compete with or surpass existing CMOS technologies.

#### ACKNOWLEDGEMENT


This work was supported in part by the AFOSR, the NSF EFRI 2-DARE program, and the Stanford Graduate Fellowship (SGF) to C.D.E. and K.K.H.S. We thank Prof. K. C. Saraswat for helpful discussions.

[1] K. Suzuki, *et al.*, *IEEE Trans. on Elec. Dev.* **40**, 2326 (1993)  
 [2] T. Skotnicki, *et al.*, *IEEE Circ. and Dev. Mag.* **21**, 16 (2005)  
 [3] K. Uchida, *et al.*, *Proc. SISPAD*, Boston, pp. 8-13 (2003).  
 [4] H. Sakaki, *et al.*, *App. Phys. Lett.* **51**, 1934 (1987).  
 [5] C. N. Chleirigh, *et al.*, *IEEE Trans. Elec. Dev.* **55**, 2687 (2008)  
 [6] K. K. H. Smithe, *et al.*, arXiv:1608.00987 (2016)  
 [7] C. D. English, *et al.*, *Nano Lett.* **16**, 3824 (2016)  
 [8] S. Das, *et al.*, *Nano Lett.* **13**, 100 (2013)  
 [9] L. Liu, *et al.*, *IEEE Trans. on Elec. Dev.* **60**, 4133 (2013)  
 [10] W. Cao, *et al.*, *IEEE Trans. on Elec. Dev.* **62**, 3459 (2015)  
 [11] V. Mishra, *et al.*, *IEEE Trans. on Elec. Dev.* **62**, 2457 (2015)  
 [12] F. Zhang, *et al.*, *Nano Lett.* **15**, 301 (2015)


[13] H. Liu, *et al.*, *ACS Nano* **6**, 8563 (2012)  
 [14] A. Nourbakhsh, *et al.*, *VLSI Tech.* T28 (2015)  
 [15] S. Kim, *et al.*, *Appl. Phys. Lett.* **94**, 062107 (2009)  
 [16] D. J. Griffiths, *Introd. Electro.* 3<sup>rd</sup> Ed. Prentice Hall (1981)  
 [17] I. M. Datye, *et al.*, *Dev. Res. Conf.* Delaware (2016)  
 [18] S. Rakheja, *et al.*, *IEEE Int. Elec. Dev. Meeting*, 35.1.1 (2014)  
 [19] S. Rakheja, *et al.*, *IEEE Trans. on Elec. Dev.* **62**, 2786 (2015)  
 [20] M. J. Mleczko, *et al.*, *ACS Nano*, DOI: 10.1021/acsnano.6b02368 (2016)  
 [21] Z. Yu, *et al.*, *Nat. Comm.* **5**, (2014)  
 [22] D. Kim, *et al.*, *Electrochem. Soc.* **16**, 47 (2008)




**Fig. 1.** Self-aligned top-gate FET (SATFET) fabrication: (a) deposition of Al gate electrode with seed layer, (b) formation of self-passivated Al<sub>2</sub>O<sub>3</sub> gate dielectric, (c) self-aligned Au source and drain. (d) SEM image (top view) of SATFET. (e) Colorized cross-sectional TEM of SATFET with  $L \approx 10$  nm. The monolayer MoS<sub>2</sub> cross-section is difficult to image, but it appears faintly visible at the contacts. (f) TLM structure with  $L = 10$ – $100$  nm used to extract mobility and contact resistance, required for the in-depth device analysis.




**Fig. 2.** (a)  $I_D$  vs  $V_{TG}$  curve for a long channel ( $L = 2 \mu\text{m}$ ) SATFET on MoS<sub>2</sub>. Arrows indicate forward and backward sweeps with minimal hysteresis. Inset: Optical image of device. (b) Measured top gate oxide capacitance vs.  $V_{TG}$  for the same device, with the source and drain grounded. (c) Top gate threshold voltage ( $V_T$ ) vs. back-gate  $V_{BG}$  (symbols) for *short* channel SATFET ( $L \approx 10$  nm). Slope of the fit (red line) yields ratio of top and bottom oxide capacitance, allowing the extraction of  $C_{tox}$  because  $C_{box}$  is well-known [15]. (d) Simulated equivalent oxide thickness (EOT) vs.  $L$  (solid line) for Al<sub>2</sub>O<sub>3</sub> physical oxide thickness  $t_{ox} = 5$  nm. EOT approaches the parallel plate approximation (dashed) for long  $L$ . The star symbol represents the  $\sim 10$  nm device measured in this work. Inset: Fringing fields at the oxide-MoS<sub>2</sub> interface.




**Fig. 3.** Measurements of short-channel SATFETs. (a)  $I_D$  vs.  $V_{TG}$  and (b)  $I_D$  vs.  $V_{DS}$  at  $T_0 = 225\text{ K}$  for SATFET with  $L = 10\text{ nm}$ . (c) Sub-threshold behavior at  $T_0 = 300\text{ K}$  for SATFET with  $L = 10\text{ nm}$ , and (d) with  $L = 30\text{ nm}$ .



**Fig. 5.** (a) Measured  $I_D$  vs  $V_{DS}$  (symbols) at  $T_0 = 225\text{ K}$  for  $V_{TG} = 0, 1\text{ V}$  compared to the VSED model with (solid lines) and without (dashed) self-heating. Symbol colors correspond to channel temperature. (b) Average device temperature ( $T$ ) vs  $V_{DS}$  from to self-heating corresponding to the output curves in a). Inset: Finite element thermal simulation of a SATFET with  $L = 10\text{ nm}$  showing heat sinking at the contacts. (c) Transmission ( $Tr$ ) vs  $V_{DS}$  for a 10 nm SATFET at  $T_0 = 225\text{ K}$ . Inset: conduction band diagram for transport across the barrier. (d)  $Tr$  (green, left axis) and effective velocity ( $v_{EFF}$ , orange, right axis) vs  $T$ .



**Fig. 4.** (a) Measured effective mobility ( $\mu$ , red, left axis) and contact resistance ( $R_C$ , blue, right axis) vs. temperature. (b)  $\mu$  (red, left axis) and  $R_C$  (blue, right axis) vs. top-gate voltage ( $V_{TG}$ ). Results obtained from TLM structure shown in Fig. 1f. In-depth analysis of such TLM structures is described in [7].



**Fig. 6.** (a) Model projections of  $I_D$ - $V_{TG}$  assuming  $EOT = 0.8\text{ nm}$  and  $I_{OFF} = 100\text{ nA}/\mu\text{m}$  for  $V_{DS} = 1\text{ V}$ . The VSED model assumes  $DIBL = 70\text{ mV/V}$  and  $SS = 100\text{ mV/Dec}$ . For comparison, simulations use two values of  $\mu = 30\text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  (red) and  $100\text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  (blue), and two values of  $L_{EFF} = 3\text{ nm}$  (solid lines) and  $8.0\text{ nm}$  (dashed). (b) Estimated transmission vs. long-channel mobility of the material, for  $L_{EFF} = 3\text{ nm}$  (solid) and  $8.0\text{ nm}$  (dashed).