Thermal Resistance (measurements & simulations) In Electronic Devices

(part of an online short course)

Eric Pop Electrical Engineering, Stanford University





- 1) Basics of Joule Heating
- 2) Heating in Devices & Circuits

3) Thermal Resistance & Estimates

4) Device Thermometry

Thermal-Electrical Cheat Sheet

<u>Thermal</u>		Electrical	
Temperature	T [K]	\Leftrightarrow	Voltage V [V]
Heat	Q [J]	\Leftrightarrow	Charge Q [C]
Heat transfer rate q [W]		\Leftrightarrow	Current i [A]
Thermal resistance	R _T [K/W]	\Leftrightarrow	Electrical resistance R [V/A]
Thermal capacitance C _T [J/K]		⇔	Electrical capacitance C [C/V]
Governing equations			
Steady-State condition			
Temperature R	ise		Voltage Difference
$\Delta T = q R_T$		\Leftrightarrow	$\Delta V = i R$
Transient condition			
Heat diffusion	n		RC transmission line
$\nabla^2 T = R\tau C\tau \frac{\partial}{\partial t}$	<u>)T</u>)t	⇔	$\nabla^2 V = RC \frac{\partial V}{\partial t}$

Figure 1. Thermal-Electrical analogous quantities.

Device Thermal Resistance Data



Data: Mautry (1990), Bunyan (1992), Su (1994), Lee (1995), Jenkins (1995), Tenbroek (1996), Jin (2001), Reyboz (2004), Javey (2004), Seidel (2004), Pop (2004-6), Maune (2006).

Approaches for Thermal Resistance

- Time scale:
 - Steady-State (DC)
 - Transient
- Geometric complexity:
 - Lumped element (shape factors)
 - Analytic
 - Finite element (Fourier law)





Stanford ENGINEERING

Modeling Device Thermal Resistance



Examples (1)



$$R_{TH} = \frac{1}{2k_{Si}D} \approx \frac{1}{2k_{Si}\sqrt{LW}}S$$

 $k_{Si} \sim 100 \; Wm^{\text{-1}} K^{\text{-1}}$ (highly doped Si) and "D" = 1 μm

then $R_{TH} \sim 5 \text{ K/mW}$

so $\Delta T = PR_{TH} \sim 5 \text{ K}$ with 1 mW power



so $\Delta T = PR_{TH} \sim 67$ K with 0.5 mW power

Examples (2)



 t_{BOX} = 90 nm, L = W = 1 µm and $k_{BOX} \sim 1.4$ W/m/K TBR = thermal boundary resistance ~ 10⁻⁸ m²K/W

 $\mathcal{R}_{\rm B}$ = TBR / (WL) ~ 10 K/mW

$$\mathcal{R}_{SiO2}$$
 = t_{BOX} / (k_{BOX} * WL) ~ 60 K/mW

$$\mathcal{R}_{\mathrm{Si}}$$
 = 1 / [2 * k_{Si} * (W + t_{BOX})] ~ 4.5 K/mW

total $R_{TH} \sim 75$ K/mW so $\Delta T = PR_{TH} \sim 30$ K with 0.4 mW power

note the SiO₂ layer dominates, but TBR also plays an important role

Shape Factors

Sunderland, ASHRAE (1964), many others

Heat flux: $q = Sk(T_1-T_0)$ lacksquare

 $S = 1.45 \log \frac{Z+d}{d}$

S=1.685 log Z+d

Equivalent thermal resistance $R_{TH} = 1/Sk$

Z L



Stanford ENGINEERING

Width and Length L

5. Plate of Width d and

6. Rectangular Prism of

Length L Parallel to Plane

of Infinite Width and Length L.

and Length L

Length L Porollel to Plane of Infinite Width

Many Shape Factors (Compact Models)

IEEE ELECTRON DEVICE LETTERS, VOL. 26, NO. 12, DECEMBER 2005

A Unified Compact Model of Electrical and Thermal 3-D Spreading Resistance Between Eccentric Rectangular and Circular Contacts

Shreepad Karmalkar, P. Vishnu Mohan, and B. Presenna Kumar

$$\frac{R_{\Delta_G \to \infty}^{\Delta_F = 0}}{R_{\Delta_G = 0}^{\Delta_F = 0}} = \frac{G}{2T \tan \alpha_G} \ln \left(1 + \frac{2T \tan \alpha_G}{G} \right)$$

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 46, NO. 9, SEPTEMBER 1999





1895

Parasitic Capacitance of Submicrometer MOSFET's

Kunihro Suzuki, Member, IEEE

$$C_{\text{side}} = \frac{\varepsilon_{ox}}{\pi} \ln[a]$$

909

$$a = 2K(K^2 - 1)^{1/2} + 2K - 1$$

$$K = 1 + \frac{t_P}{t_{ox}}$$



Obtaining the Temperature Distribution

- So far we've only looked at lumped thermal models
- Now we want temperature <u>distribution</u> T(x)
- Simplest case: Si layer on SiO₂/Si substrate (SOI)
- Or interconnect on thermally insulating SiO₂

$$T_m - T_0 = Z_1 \cosh \left[m_m (L_m - x_m) \right]$$
(1)

$$T_d - T_0 = Z_2 \exp[m_d x_d] + Z_3 \exp[-m_d x_d]$$
(2)



Fig. 2 Geometry of the thermal model of a SOI FET (Goodson and Flik, 1992)

1-D Interconnect with Heat Generation



Heat:
$$Q = -Ak \frac{dT}{dx}$$

Electrical: $I = AJ = A(\sigma F) = A\sigma \frac{dV}{dx}$

Write energy balance equation for element "dx" pick units of J or W (= J/s)

Energy In (here, Joule heat) = Energy Out (left, right, bottom) + Change in Internal Energy

$$Q'''Adx \qquad -kA\frac{\partial T}{\partial x}\Big|_{x} - kA\frac{\partial T}{\partial x}\Big|_{x+dx} + hWdx(T-T_{0}) \qquad C(Adx)\frac{\partial T}{\partial t}$$

divide by (Adx):
$$Q''' + \nabla(k\nabla T) - h\frac{W}{A}(T-T_{0}) = C\frac{\partial T}{\partial t}$$

e.g. J·E if non-uniform
or I²R/(WLd) if uniform
$$C(Adx)\frac{\partial T}{\partial t}$$

convection-like term, here $h = k_{ox}/t_{ox}$ and $W/A = 1/d$
"W" can be "perimeter" if heat loss in all directions

Ex: 1D Rectangular Nanowire

JOURNAL OF APPLIED PHYSICS

VOLUME 86, NUMBER 3

1 AUGUST 1999

Analysis of failure mechanisms in electrically stressed Au nanowires

C. Durkan,^{a)} M. A. Schneider, and M. E. Welland

Department of Engineering, Nanoscale Science Group, University of Cambridge, Trumpington Street, Cambridge CB2 1PZ, United Kingdom



FIG. 1. Schematic of wire geometry.

$$\nabla^2 T - m^2 T + \frac{Q}{k} = 0, \tag{1}$$



where $Q = J^2 \rho$, k, k_{sub} , t and d are the thermal conductivity and thickness of the wire and the substrate, respectively. It should be noted that the resistivity of such a film will be approximately 2.5 times larger than the bulk value due to grain boundary scattering and the Fuchs size effect.⁵ The



FIG. 2. Calculated temperature along 20 nm thick and 1000 nm long Au wires carrying $2 \times 10^{12} \,\mathrm{A}\,\mathrm{m}^{-2}$, for several substrate oxide thicknesses (in nm).

$$T_{\text{wire}} = -\frac{Q}{2km^2} e^{-mL} (e^{mx} + e^{-mx}) + Q e^{-mx} \left(\frac{td}{k_{\text{sub}}} - \frac{1}{km^2} \right) + \frac{Q}{km^2}, \qquad (2)$$
$$T_{\text{contact}} = Q \left[\frac{td}{k_{\text{sub}}} - \frac{1}{km^2} + \frac{1}{2km^2} (e^{mL} - e^{-mL}) \right] e^{-m|x|}.$$

Stanford ENGINEERING

(3)

Interconnect Heat Loss and Crosstalk

IEEE ELECTRON DEVICE LETTERS, VOL. 23, NO. 1, JANUARY 2002

31

Analytical Thermal Model for Multilevel VLSI Interconnects Incorporating Via Effect

Ting-Yen Chiang, Kaustav Banerjee, Member, IEEE, and Krishna C. Saraswat, Fellow, IEEE



$$T(x) = T_0 + \Delta T_{Max} \left(1 - \frac{\cosh(x/L_H)}{\cosh(L/2L_H)} \right), \quad -L/2 \le x \le L/2 \quad (9)$$

where $\Delta T_{Max} (= j_{rms}^2 \rho L_H^2 / k_M)$ is the temperature rise in the wire



$$R_{th, ILD} = \frac{t_{ILD}}{k_{ILD} w_{effective}} = \frac{t_{ILD}}{k_{ILD} ws}$$

aring (11) and (12), s, can be obtained as

$$s = \left(\frac{w}{t_{\underline{\pi}\underline{D}}} \frac{1}{2} \left(\frac{w+d}{w}\right) + \frac{w}{t_{\underline{\pi}\underline{D}}} \frac{t_{\underline{\pi}\underline{D}} - d/2}{w+d}\right)^{-1}$$

Stanford ENGINEERING

Ex: Carbon Nanotube (Cylinder)



Further Reading

- L. Su et al., "Measurement and modeling of self-heating in SOI nMOSFETs," IEEE Trans. Elec. Dev. 41, 69 (1994), <u>http://dx.doi.org/10.1109/16.259622</u>
- A. Liao et al., "Thermally-Limited Current Carrying Ability of Graphene Nanoribbons," *Phys. Rev. Lett.* **106**, 256801 (2011), http://dx.doi.org/10.1103/PhysRevLett.106.256801
- C. Durkan et al., "Analysis of failure mechanisms in electrically stressed Au nanowires," J. Appl. Phys. 86, 1280 (1999), <u>http://dx.doi.org/10.1063/1.370882</u>
- D. Chen et al., "Interconnect Thermal Modeling for Accurate Simulation of Circuit Timing and Reliability," *IEEE Trans. CAD* **19**, 197 (2000), <u>http://dx.doi.org/10.1109/43.828548</u>
- T.-Y. Chiang et al., "Analytical Thermal Model for Multilevel VLSI Interconnects Incorporating Via Effect," *IEEE EDL* 23, 31 (2002), <u>http://dx.doi.org/10.1109/55.974803</u>
- E. Pop et al., "Electrical and thermal transport in metallic single-wall carbon nanotubes on insulating substrates," *J. Appl. Phys.* **101**, 093710 (2007), <u>http://dx.doi.org/10.1063/1.2717855</u>
- E. Pop, "Energy Dissipation and Transport in Nanoscale Devices," Nano Research 3, 147 (2010), <u>http://dx.doi.org/10.1007/s12274-010-1019-z</u>

