

Achieving 1-nm-Scale Equivalent Oxide Thickness Top-Gate Dielectric on Monolayer Transition Metal Dichalcogenide Transistors With CMOS-Friendly Approaches

Jung-Soo Ko¹, Alexander B. Shearer¹, Sol Lee, Kathryn Neilson¹, Marc Jaikissoon¹, Kwanpyo Kim¹, Stacey F. Bent¹, Eric Pop¹, *Fellow, IEEE*, and Krishna C. Saraswat¹, *Life Fellow, IEEE*

Abstract—Monolayer two-dimensional transition metal dichalcogenides (2-D TMDs) are promising semiconductors for future nanoscale transistors owing to their atomic thinness. However, atomic layer deposition (ALD) of gate dielectrics on 2-D TMDs has been difficult, and reducing the equivalent oxide thickness (EOT) with CMOS-compatible approaches remains a key challenge. Here, we report ultrathin top-gate dielectrics on monolayer TMDs using industry-friendly approaches, achieving 1-nm-scale top-gate EOT. We first show ALD of HfO₂ on both monolayer WSe₂ and MoS₂ with a simple Si seed, enabling EOT \approx 0.9 nm with subthreshold swing SS \approx 70 mV/dec, low leakage, and negligible hysteresis on MoS₂. We also demonstrate direct ALD of ultrathin alumina (AlO_x) on monolayer MoS₂ with good quality and uniformity using triethylaluminum (TEA) precursor, followed by ALD of HfO₂. Combining our findings, we show that the threshold voltage (V_T) can be controlled by the interfacial dielectric layer on the 2-D transistor channel.

Index Terms—2-D semiconductor, atomic layer deposition (ALD), equivalent oxide thickness (EOT), gate-stack, MoS₂, threshold voltage (V_T), triethylaluminum (TEA).

I. INTRODUCTION

THE 2-D transition metal dichalcogenides (2-D TMDs) are promising semiconductors for electronics, showing

Received 9 August 2024; revised 4 September 2024; accepted 10 September 2024. Date of publication 10 February 2025; date of current version 26 February 2025. This work was supported in part by Samsung and Taiwan Semiconductor Manufacturing Company (TSMC) through the Stanford SystemX Alliance, and in part by the National Science Foundation under Award ECCS-1542152 and Award ECCS-2026822. The work of Alexander B. Shearer and Stacey F. Bent was supported by U.S. Department of Energy for AlO_x ALD Development under Award DE-SC0004782. The work of Kathryn Neilson and Eric Pop was supported in part by the SUPREME JUMP 2.0 Center, a Semiconductor Research Corporation (SRC) Program sponsored by the Defense Advanced Research Projects Agency (DARPA). This article is an extended version of a paper originally presented in the 2024 Symposium on VLSI Technology. The review of this article was arranged by Editor K. Tateiwa. (Corresponding authors: Eric Pop; Krishna C. Saraswat.)

Jung-Soo Ko, Kathryn Neilson, Marc Jaikissoon, Eric Pop, and Krishna C. Saraswat are with the Department of Electrical Engineering, Stanford University, Stanford, CA 94305 USA (e-mail: epop@stanford.edu; saraswat@stanford.edu).

Alexander B. Shearer and Stacey F. Bent are with the Department of Chemical Engineering, Stanford University, Stanford, CA 94305 USA.

Sol Lee and Kwanpyo Kim are with the Department of Physics, Yonsei University, Seoul 03722, Republic of Korea.

Digital Object Identifier 10.1109/TED.2024.3466112

good mobility in atomically thin (even sub-nm) films [1], low OFF-state current due to bandgaps larger than silicon [2], and back-end-of-line compatible growth temperature [3], [4]. However, high-quality TMDs with good transport properties (e.g., mobility) must have low defect density, that is, very few or even no partially filled surface dangling bonds. This means that atomic layer deposition (ALD) of ultrathin dielectrics cannot easily occur due to lack of nucleation sites on the TMD surface [5] unlike the surface of conventional semiconductors, like Si. To achieve top-gate dielectrics on 2-D TMDs, previous studies have used a thin seed layer deposited by physical vapor deposition [6], [7], [8], [9], [10], [11] or chemical vapor deposition (CVD) [12], [13]. However many of these approaches either lack semiconductor industry compatibility, or cannot achieve sub-1 nm equivalent oxide thickness (EOT), as required by modern and future technologies [14]. Here, the EOT is the equivalent SiO₂ thickness with the same capacitance as that of the actual insulator being used. (Specifically, EOT = 1 nm is 3.45 $\mu\text{F}/\text{cm}^2$ capacitance per unit area.)

In this work, we describe two approaches to achieve 1-nm-scale top gate EOT on 2-D TMD transistors with industry-friendly materials and processes. We first introduce use of an ultrathin Si seed layer deposited by electron-beam evaporation that enables ALD of HfO₂ on monolayer (1L) MoS₂ and WSe₂. Then, we show direct ALD of ultrathin aluminum oxide (AlO_x) at low temperature on monolayer MoS₂ which facilitates subsequent ALD of HfO₂. Through both approaches, we also show that the threshold voltage (V_T) of monolayer MoS₂ transistors can be engineered by scaling the interlayer (seed layer) of the top-gate dielectric. While some preliminary aspects of this work were presented in a conference abstract [15], in this article we present additional data, more comprehensive discussion and characterization.

II. EVAPORATED SILICON SEED LAYER FOR 2-D TMDs

We first examine the deposition of Si seed layer [11] by electron-beam evaporation on monolayer WSe₂ and MoS₂. This approach is used because Si evaporation is widely available in many academic and research facilities, potentially enabling a relatively easy method to achieve ultrathin-EOT top gates. We first check if the Si seed evaporation process damages the 2-D TMDs, which were grown by CVD on SiO₂/Si substrates [16]. Fig. 1 shows Raman measurements




Fig. 1. Raman spectra before (black) and after (red) thin ~ 1 nm Si layer evaporation on bare (a) monolayer (1L) WSe₂ and (b) monolayer MoS₂, on SiO₂ (90 nm) on Si substrate. Both signals are normalized to the Si peak at ~ 520 cm⁻¹. Laser source of 532 nm wavelength, with incident power of 2.5% (0.12 mW) was used. Raman signals before and after Si seed evaporation show almost no difference, indicating no clear evidence of damage for both monolayer WSe₂ and MoS₂.




Fig. 2. Cross-sectional schematic of our dual-gated monolayer TMD transistors (not to scale). Au and Pd are deposited as source (S)/drain (D) contact metal to monolayer MoS₂ and WSe₂, respectively. Pd is used as top gate (TG) metal for both MoS₂ and WSe₂ transistors. The highly doped Si can also be used as a back gate (BG).

before and after Si deposition onto our monolayer WSe₂ and MoS₂. Here, we evaporate ~ 1 nm of Si with a deposition rate of 0.2 \AA/s and chamber pressure of $\sim 10^{-7}$ Torr. For both monolayer WSe₂ and MoS₂, we do not observe any clear evidence of damage from the Si evaporation, as the Raman spectra before and after the seed layer remain virtually indistinguishable. No LA(M) peak (which has been correlated with defects) appears in the monolayer MoS₂, and the existing E' and A₁' peaks remain unchanged [17].

We next proceed to incorporate such seed layers into transistors with a top gate (TG), whose cross-sectional schematic is shown in Fig. 2. These are effectively dual-gate transistors because the highly doped Si substrate can also be used as a back gate (BG). The fabrication process flow is as follows: first, we synthesize monolayer MoS₂ at 750 °C or monolayer WSe₂ at 850 °C directly by CVD on a thermally oxidized 90 nm thick SiO₂ on a highly doped p-type silicon substrate [16]. We pattern and etch the active channel region using XeF₂ dry-etch recipe, followed by source (S) and drain (D) contact metal deposition using electron-beam evaporation of Au and Pd for MoS₂ and WSe₂, respectively. These can now already serve as back-gated monolayer TMD transistors.

Then, we deposit a blanket Si seed layer by electron-beam evaporation at a rate of $\sim 0.2 \text{ \AA/s}$ and chamber pressure of $\sim 10^{-7}$ Torr. When the Si seed is exposed to air it oxidizes [11] into SiO_x and we continue with ALD of HfO₂ at 200 °C using tetrakis(dimethylamido) hafnium (IV) and H₂O as precursors on both WSe₂ and MoS₂, to form the TG dielectric. Finally, we deposit Pd as the top gate by electron-beam evaporation. In our devices, the TG and S/D have $\sim 0.2 \mu\text{m}$ overlap (see




Fig. 3. I_D versus V_{BG} of monolayer WSe₂ transistor using top-gate dielectric with Si ~ 1 nm/HfO₂ ~ 5 nm. Measurements are with $V_{TG} = 0$ V (in blue, unipolar) and with dual-gating (in red, ambipolar). Solid and dashed lines represent forward and reverse sweeps, respectively.




Fig. 4. Cross-sectional STEM image of a top-gate stack with ~ 0.7 nm Si seed (which becomes 1.6–1.8 nm of SiO_x) followed by ALD HfO₂ ~ 2 nm on monolayer MoS₂, on SiO₂. The TG here is Pd.

Fig. 2) to avoid ungated channel resistance regions. All transistors are annealed and then measured in probe station vacuum ($\sim 10^{-4}$ Torr) at 150 °C and room temperature, respectively.

Fig. 3 shows drain current (I_D) versus back-gate voltage (V_{BG}) measurements of a top-gated monolayer WSe₂ device. These transistors display unipolar n-type behavior with the BG sweep when the top-gate is grounded ($V_{TG} = 0$ V). However, by double-gating (both BG and TG swept simultaneously, as labeled), the WSe₂ device shows ambipolar behavior from much tighter coupling of the TG. We note some hysteresis here due to suboptimal band alignment of monolayer WSe₂ with SiO_x defect states [18], which requires further investigation. Thus, for the remainder of this study we focus on TG dielectric deposition efforts on monolayer MoS₂, which we have found has almost no hysteresis.

Fig. 4 shows a scanning transmission electron microscopy (STEM) cross section of ~ 0.7 nm Si seed followed by ~ 2 nm ALD HfO₂ on monolayer MoS₂. We observe that the ~ 0.7 nm evaporated Si becomes 1.6–1.8 nm of SiO_x due to volume expansion during oxidation. The SiO_x interfacial layer displays good uniformity while providing ALD nucleation sites for the HfO₂ on top, without any physical damage seen in the monolayer MoS₂ channel. This is consistent with the Raman measurements displayed earlier, in Fig. 1(b).

We further reduce the Si seed thickness to fabricate monolayer MoS₂ devices with thinner TG dielectrics. Fig. 5(a) presents I_D versus V_{TG} of a representative device with ~ 0.2 nm Si seed followed by ~ 5 nm of ALD HfO₂ in the TG stack. This achieves an ON/OFF current ratio $> 10^7$ and negligible hysteresis (< 10 mV at constant current $I_D = 0.1 \text{ nA}/\mu\text{m}$) due




Fig. 5. (a) I_D versus V_{TG} of top-gated monolayer MoS_2 device with $\text{Si} \sim 0.2 \text{ nm}/\text{HfO}_2 \sim 5 \text{ nm}$ as TG dielectric. Solid and dashed lines show forward and reverse sweeps, respectively. (b) Corresponding subthreshold swing SS versus I_D at $V_{DS} = 0.1 \text{ V}$. Filled circles and unfilled squares represent forward and reverse sweeps, respectively. We observe SS reaching $\sim 70 \text{ mV/dec}$ at the lower current levels.




Fig. 6. Top-gate threshold voltage ($V_{T,TG}$) distribution from forward and reverse sweeps of devices with the same TG dielectric as Fig. 5. Here, $V_{DS} = 0.1 \text{ V}$ and $V_{BG} = 0 \text{ V}$ on $3\text{-}\mu\text{m}$ -long monolayer MoS_2 transistors. $V_{T,TG}$ are extracted at constant current $I_D = 0.1 \text{ nA}/\mu\text{m}$.

to the good defect band alignment of the SiO_x interfacial layer with the monolayer MoS_2 conduction band [18]. Fig. 5(b) shows the corresponding subthreshold swing SS versus I_D , displaying $SS_{\min} \approx 70 \text{ mV/dec}$ at room temperature, enabled by the ultrathin interlayer of SiO_x .

We combine data from multiple devices in Fig. 6, which shows the top-gate threshold voltage ($V_{T,TG}$) distribution from several devices using the same gate stack as in Fig. 5. We note low TG device variability ($\Delta V_{T,TG}$) $\leq 0.17 \text{ V}$ and consistent threshold voltage between forward and backward voltage sweeps. Here, $V_{T,TG}$ is extracted at constant current $I_D = 0.1 \text{ nA}/\mu\text{m}$ [19].

Fig. 7(a) and (b) shows the cross-sectional TEM image and the corresponding energy dispersive X-ray spectroscopy (EDS) of the device in Fig. 5(a) with evaporated $\sim 0.2 \text{ nm}$ Si followed by $\sim 5 \text{ nm}$ of ALD HfO_2 as the TG dielectric. Note there is no longer a clear distinction of the $\text{SiO}_x/\text{HfO}_2$ interface here due to the ultrathin Si seed, which likely gets “consumed.” Nevertheless, the TG dielectric displays good uniformity with total physical thickness of $\sim 5 \text{ nm}$. The EDS elemental mapping in Fig. 7(b) confirms uniform HfO_2 deposition on MoS_2 , which is enabled by the ultrathin $\sim 0.2 \text{ nm}$ Si seed. Using the dielectric constant value of ~ 22 of the HfO_2 from our ALD chamber [20], we estimate the top-gate EOT $\approx 0.9 \text{ nm}$. More discussion on the estimation of top-gate EOT will be covered in a later section.




Fig. 7. (a) Cross-sectional TEM image of a top-gated monolayer MoS_2 FET using $\text{Si} \sim 0.2 \text{ nm}/\text{HfO}_2 \sim 5 \text{ nm}$ as TG dielectric. (b) Corresponding EDS elemental mapping image. The elemental color mapping in (b) corresponds to the color of the elements in (a) except for oxygen.




Fig. 8. (a) I_D versus V_{TG} of top-gated monolayer MoS_2 devices with TEA $\text{AlO}_x \sim 6 \text{ nm}/\text{ALD} \text{ HfO}_2 \sim 6 \text{ nm}$ as TG dielectric. Solid and dashed lines mark forward and reverse sweeps, respectively. Total of ten devices are measured, at $V_{DS} = 0.1 \text{ V}$ (red) and 1 V (blue). (b) Corresponding top-gate threshold voltage ($V_{T,TG}$) distribution comparing forward and reverse sweeps from devices shown in (a). $V_{T,TG}$ are extracted at constant current $I_D = 10 \text{ nA}/\mu\text{m}$.

III. LOW-TEMPERATURE ALD FOR MoS_2

In the previous section, we showed that evaporated Si seed layer can enable an ultrathin top-gate stack on monolayer TMD transistors. However, we note that evaporation is not conformal, and a process with conformal gate dielectric deposition for ultimate scaling of gate-all-around 2-D TMD transistors needs to be developed [21]. In this section, we describe direct ALD of alumina (AlO_x) at $100 \text{ }^\circ\text{C}$ using triethylaluminum (TEA) and H_2O as precursors. We refer to this as TEA AlO_x , and we have found that this process provides excellent ALD coverage of TEA AlO_x on monolayer MoS_2 , which can also serve as a nucleation layer for ALD of HfO_2 on top [15]. Here, we discuss the behavior of our monolayer MoS_2 transistors using TEA AlO_x followed by ALD HfO_2 as the TG dielectric.

Fig. 8(a) shows the I_D versus V_{TG} curves from multiple measured devices using $\sim 6 \text{ nm}$ of TEA AlO_x followed by $\sim 6 \text{ nm}$ of HfO_2 as TG dielectric. Owing to the high-quality TEA AlO_x interlayer, devices show hysteresis as low as $< 10 \text{ mV}$ (at constant current $10 \text{ nA}/\mu\text{m}$) with low defect density [18]. Fig. 8(b) shows the top-gate threshold voltage (extracted at constant current of $10 \text{ nA}/\mu\text{m}$) distribution of the forward and reverse sweeps from Fig. 8(a), and we note that the TG device-to-device variability across the chip is $< 0.7 \text{ V}$. The variability observed within the chips is largely attributed to limitations of the nanofabrication process at the academic research facilities where the devices were made.

Next, we reduce the interlayer TEA AlO_x thickness (down to 3 and 1.5 nm), and Fig. 9(a) shows I_D versus V_{TG} from




Fig. 9. (a) I_D versus V_{TG} of top-gated monolayer MoS_2 devices with TEA $\text{AlO}_x \sim 3$ nm / ALD $\text{HfO}_2 \sim 6$ nm as TG dielectric. Solid and dashed lines are forward and reverse sweeps, respectively. Total of ten devices are measured, at $V_{DS} = 0.1$ V (red) and 1 V (blue). (b) Corresponding subthreshold swing SS versus I_D from (a) with $V_{DS} = 1$ V. Filled circles and unfilled squares correspond to forward and reverse sweeps, respectively. With this TG dielectric stack, devices achieve $SS < 100$ mV/dec at room temperature.




Fig. 10. (a) I_D versus V_{TG} of top-gated monolayer MoS_2 devices with TEA $\text{AlO}_x \sim 1.5$ nm / ALD $\text{HfO}_2 \sim 6$ nm as TG dielectric. Solid and dashed lines are forward and reverse sweeps, respectively. Total of four devices are measured, at $V_{DS} = 0.1$ V (red) and 1 V (blue). (b) Corresponding SS versus I_D from (a) with $V_{DS} = 1$ V. Using this TG dielectric stack, the device reaches $SS \approx 80$ mV/dec, owing to the ultrathin TEA AlO_x on MoS_2 .

multiple measured devices using ~ 3 nm of TEA AlO_x followed by ~ 6 nm of ALD HfO_2 as TG dielectric. Devices show ON/OFF current ratio $> 10^6$ with hysteresis as low as < 10 mV (at constant current of 10 nA/ μm) with the reduced TEA AlO_x interlayer thickness of ~ 3 nm. Fig. 9(b) shows subthreshold swing SS versus I_D from a representative device in Fig. 9(a), with the minimum value SS_{\min} reaching sub-100 mV/dec at room temperature.

We further reduce the TEA AlO_x interlayer thickness and Fig. 10(a) shows I_D versus V_{TG} from devices using ~ 1.5 nm of TEA AlO_x followed by ~ 6 nm of ALD HfO_2 as TG dielectric. Here, we observe that all devices show small hysteresis window of < 10 mV (at constant current 10 nA/ μm) owing to the ultrathin top gate dielectric. Moreover, Fig. 10(b) shows SS versus I_D from a representative device in Fig. 10(a), with the minimum SS_{\min} reaching 80 mV/dec at room temperature. We note that this TG dielectric deposition approach uses materials (AlO_x , HfO_2) and processes (ALD) that are entirely industry-friendly.

IV. INTERLAYER SCALING FOR TG MoS_2 TRANSISTORS

In this section, we explore how changing the interfacial (seed layer) thickness affects the top-gate threshold voltage. For the evaporated Si seed layer, we fabricated TG monolayer MoS_2 transistors with Si seed thicknesses of 0.3, 0.4, and 0.7 nm followed by ~ 5 nm of ALD HfO_2 as TG dielectric.




Fig. 11. I_D versus V_{TG} of monolayer MoS_2 transistors at $V_{DS} = 0.1$ V and $V_{BG} = 0$ V. (a) Top-gate stack using evaporated Si seed 0.3 nm (red), 0.4 nm (blue), and 0.7 nm (green), followed by ~ 5 nm HfO_2 as TG dielectric. (b) Top-gate stack using TEA AlO_x 1.5 nm (red), 3 nm (blue), and 6 nm (green), followed by ~ 6 nm HfO_2 as TG dielectric. Solid and dashed lines represent forward and reverse sweeps, respectively. Despite some variation, a V_T shift is clearly seen (arrows).




Fig. 12. Box plots summarizing the effect of interfacial layers on top-gate threshold voltage, $V_{T,TG}$, for monolayer MoS_2 transistors from Fig. 11. $V_{T,TG}$ is controlled by the interfacial layer thickness and type, with opposite trends for Si seed (left) and TEA AlO_x (right). $V_{T,TG}$ is extracted at 10 nA/ μm constant current, at room temperature. Data points are given small lateral jitter to make them more distinguishable.

For the TEA AlO_x interlayer, top-gated monolayer MoS_2 transistors are fabricated with TEA AlO_x thicknesses of 1.5, 3, and 6 nm followed by ~ 6 nm of ALD HfO_2 as TG dielectric. Fig. 11 displays the corresponding I_D versus V_{TG} with various Si(O_x) and TEA AlO_x thicknesses, and we observe all devices with negligible hysteresis, owing to the good-quality interlayer dielectrics [18]. In particular, we observe clear changes of the top-gate threshold voltage with scaling the interlayer thickness.

Fig. 12 shows box plots of $V_{T,TG}$ distributions (at 10 nA/ μm constant current) from Fig. 11, with some variability observed across each chip, mainly due to the constraints in process control at the multiuser academic fabrication facilities. Comparing the mean values from the box plots, we find that the interfacial (seed) layer thickness and material can control the top-gate threshold voltage, with opposite trends: $V_{T,TG}$ shifts negative when reducing the Si seed, and positive when reducing the AlO_x interfacial layer thickness. This is consistent with the gradual formation of a dipole by such layers with HfO_2 [22], [23], or with positive fixed charges in ultrathin SiO_x and negative fixed charges in ultrathin AlO_x interfacial layers [24], [25]. Although more physical insight must be obtained, these observations represent the first systematic demonstration of V_T control for top-gated 2-D transistors.




Fig. 13. (a) I_D versus V_{TG} with $V_{BG} = 35$ – 55 V with 5 V step on a top-gated monolayer MoS₂ transistor using TEA AlO_x ~ 1.5 nm followed by ALD HfO₂ ~ 6 nm as TG dielectric. (b) Corresponding top-gate threshold voltage $V_{T,TG}$ (at 0.1 nA/ μ m constant current) versus V_{BG} . C_{BOX} and C_{TOX} represent back-gate and top-gate oxide capacitance per unit area, respectively.




Fig. 14. SS versus I_D from Fig. 13(a). Color of data points corresponds to the color of V_{BG} bias: $V_{BG} = 35$ V in cyan with a 5 V step up to $V_{BG} = 55$ V in black. This device reaches SS ≈ 80 mV/dec at room temperature.

V. TOP-GATE EOT ESTIMATES FOR 2-D TRANSISTORS

In this section, we estimate the EOT from the thinnest TG dielectric stack used in each interlayer study: 1) TEA AlO_x ~ 1.5 nm/ALD HfO₂ ~ 6 nm and 2) evaporated Si ~ 0.2 nm/ALD HfO₂ ~ 5 nm. Due to the difficulty of extracting the top-gate EOT by capacitance-voltage measurements directly on monolayer MoS₂ devices (whose area is too small), we use an estimation method that is widely used in the 2-D TMD literature [9], [10], [13], [26], [27]. Fig. 13(a) shows I_D versus V_{TG} at various V_{BG} (35–55 V with a 5 V step) using TEA AlO_x ~ 1.5 nm followed by ALD HfO₂ ~ 6 nm as the TG dielectric on a 3- μ m-long MoS₂ transistor. Fig. 13(b) displays the corresponding $V_{T,TG}$ (at 0.1 nA/ μ m constant current) versus V_{BG} from Fig. 13(a). Here, we note a linear trend, where the magnitude of the slope represents the ratio of the BG oxide capacitance to TG oxide capacitance, because they both control the transistor channel area as parallel plate capacitors from opposite sides. Consequently, the slope magnitude is also the ratio of TG EOT to BG EOT. Because the BG insulator in all our device is 90 nm of SiO₂, we can thus estimate the TG EOT = 1.06 ± 0.12 nm from the magnitude of the slope. This device also achieves top-gate leakage current density $J_{TG} < 3$ μ A/cm², limited by the instrument noise floor. Fig. 14 shows SS versus I_D from Fig. 13(a), and we achieve SS_{min} ≈ 80 mV/dec owing to the high-quality scaled TEA AlO_x interlayer on MoS₂.

We also extract the top-gate EOT of the monolayer MoS₂ transistor from Fig. 5, which used evaporated Si ~ 0.2 nm followed by ALD HfO₂ ~ 5 nm as the TG dielectric. Fig. 15




Fig. 15. (a) I_D versus V_{TG} at V_{BG} from 54 to 60 V with 1 V step on a TG MoS₂ transistor using evaporated Si 0.2 nm followed by ALD HfO₂ ~ 5 nm as TG dielectric. (b) Corresponding $V_{T,TG}$ versus V_{BG} ($V_{T,TG}$ is extracted by constant current at 0.1 nA/ μ m). C_{BOX} and C_{TOX} represent the back-gate oxide capacitance and top-gate oxide capacitance, respectively.




Fig. 16. SS versus I_D from Fig. 15(a). Color of data points corresponds to the color of V_{BG} bias: $V_{BG} = 54$ V in cyan with a 1 V step up to $V_{BG} = 60$ V in black. This device reaches SS ≈ 70 mV/dec.

shows I_D versus V_{TG} at multiple V_{BG} ($=54$ – 60 V with 1 V step), and the corresponding $V_{T,TG}$ versus V_{BG} . The magnitude of the slope in Fig. 15(b) once again represents the ratio of the TG EOT to the BG EOT, where the latter is 90 nm of SiO₂. Here, we estimate TG EOT ≈ 0.9 nm from the device in Fig. 5 which also achieves top-gate leakage current density less than 2 μ A/cm², limited by the measurement instrument noise floor. Fig. 16 shows SS versus I_D from Fig. 15(a), and we observe the device reaches SS_{min} ≈ 70 mV/dec at room temperature due to the high-quality interface of the evaporated Si seed layer and monolayer MoS₂.

We note there are some considerations to be taken when using the EOT estimation technique described here. When extracting the $V_{T,TG}$, devices can be dominated by contact resistance (R_C) if the contacts are not fully back-gated [28]. To minimize the effect of R_C on threshold voltage, we used only devices with long channels (3- μ m-long) for these estimates [29]. Moreover, we measured the devices with high V_{BG} here, which reduces R_C due to contact gating. Note that our estimated EOT is effectively a CET (capacitance equivalent thickness) because it contains a contribution from the TMD channel, which is automatically included in our capacitance-based estimates [30].

Finally, we compare our results in Fig. 17 with other top-gated monolayer MoS₂ devices, showing top-gate leakage current density J_{TG} versus EOT at $V_{TG} = 1$ V, when both were available. Our results are some of the best achieved to date, showing 1-nm-scale top-gate EOT with low leakage current density and good subthreshold swing. We note that our processes use CMOS-compatible materials, and the AlO_x




Fig. 17. Benchmarking of top-gate leakage current density (J_{TG}) versus EOT at $V_{TG} = 1$ V from comparable monolayer MoS_2 devices available in the literature [9], [10], [12], [13], [27] and this work (red stars). Unfilled symbols indicate J_{TG} reaching the noise floor of the instrument. Our work is near the “best corner,” while using fully CMOS-compatible materials and (for AlO_x seed) industry-friendly processes as well.

interfacial layer (by ALD) is particularly compatible with industry-scale fabrication.

VI. CONCLUSION

We report top-gated monolayer TMD transistors with ultrathin EOT achieved using industry-friendly approaches. These include evaporated Si and ALD TEA AlO_x interfacial layers, which enable the subsequent ALD of HfO_2 . With Si seed, we achieve $\text{EOT} \approx 0.9$ nm with $\text{SS} \approx 70$ mV/dec and negligible hysteresis on monolayer MoS_2 . (The same approach also enables ambipolar monolayer WSe_2 transistors.) We also show direct ALD of AlO_x using TEA precursor, which enables good uniformity on monolayer MoS_2 , providing 1-nm-scale top-gate EOT with $\text{SS} \approx 80$ mV/dec and negligible hysteresis. Finally, we demonstrate that the top-gate threshold voltage is controllable by the seed layer thickness and type on 2-D transistors for the first time, an essential step toward practical applications.

ACKNOWLEDGMENT

The authors thank Dr. Dongwon Lee for his help with transmission electron microscopy images and analysis. Experiments were performed partly in the Stanford Nanofabrication Facility and the Stanford Nano Shared Facilities.

REFERENCES

- [1] C. D. English, G. Shine, V. E. Dorgan, K. C. Saraswat, and E. Pop, “Improved contacts to MoS_2 transistors by ultra-high vacuum metal deposition,” *Nano Lett.*, vol. 16, no. 6, pp. 3824–3830, Jun. 2016.
- [2] C. U. Kshirsagar, W. Xu, Y. Su, M. C. Robbins, C. H. Kim, and S. J. Koester, “Dynamic memory cells using MoS_2 field-effect transistors demonstrating femtoampere leakage currents,” *ACS Nano*, vol. 10, no. 9, pp. 8457–8464, Sep. 2016.
- [3] A. Tang, A. Kumar, M. Jaikissoon, K. Saraswat, H.-S.-P. Wong, and E. Pop, “Toward low-temperature solid-source synthesis of monolayer MoS_2 ,” *ACS Appl. Mater. Interface*, vol. 13, no. 35, pp. 41866–41874, Sep. 2021.
- [4] J. Zhu et al., “Low-thermal-budget synthesis of monolayer molybdenum disulfide for silicon back-end-of-line integration on a 200 mm platform,” *Nature Nanotechnol.*, vol. 18, no. 5, pp. 456–463, May 2023.
- [5] H. G. Kim and H.-B.-R. Lee, “Atomic layer deposition on 2D materials,” *Chem. Mater.*, vol. 29, no. 9, pp. 3809–3826, May 2017.
- [6] H. Zhang et al., “ MoS_2 functionalization with a sub-nm thin SiO_2 layer for atomic layer deposition of high- κ dielectrics,” *Chem. Mater.*, vol. 29, pp. 6772–6780, Jul. 2017.
- [7] H. Kim et al., “Ultrathin monolithic HfO_2 formed by Hf-seeded atomic layer deposition on MoS_2 : Film characteristics and its transistor application,” *Thin Solid Films*, vol. 673, pp. 112–118, Mar. 2019.
- [8] C. J. McClellan, E. Yalon, K. K. H. Smithe, S. V. Suryavanshi, and E. Pop, “High current density in monolayer MoS_2 doped by AlO_x ,” *ACS Nano*, vol. 15, pp. 1587–1596, Jan. 2021.

- [9] H. Uchiyama, K. Maruyama, E. Chen, T. Nishimura, and K. Nagashio, “A monolayer MoS_2 FET with an EOT of 1.1 nm achieved by the direct formation of a high- κ Er_2O_3 insulator through thermal evaporation,” *Small*, vol. 19, no. 15, Apr. 2023, Art. no. e2207394.
- [10] Y. Xu et al., “Scalable integration of hybrid high- κ dielectric materials on two-dimensional semiconductors,” *Nature Mater.*, vol. 22, no. 9, pp. 1078–1084, Sep. 2023.
- [11] J.-S. Ko et al., “Sub-nanometer equivalent oxide thickness and threshold voltage control enabled by silicon seed layer on monolayer MoS_2 transistors,” *Nano Lett.*, Jan. 2025, doi: 10.1021/acs.nanolett.4c01775.
- [12] W. Li et al., “Uniform and ultrathin high- κ gate dielectrics for two-dimensional electronic devices,” *Nature Electron.*, vol. 2, no. 12, pp. 563–571, Dec. 2019.
- [13] J.-S. Ko et al., “Ultrathin gate dielectric enabled by nanofog aluminum oxide on monolayer MoS_2 ,” in *Proc. IEEE 53rd Eur. Solid-State Device Res. Conf. (ESSDERC)*, Sep. 2023, doi: 10.1109/ESSDERC59256.2023.10268527.
- [14] *Beyond CMOS and Emerging Materials Integration*, Institute of Electrical and Electronics Engineers, IEEE International Roadmap for Devices and Systems, Piscataway, NJ, USA, 2023, doi: 10.60627/OP45-ZJ55.
- [15] J.-S. Ko et al., “Achieving 1-nm-scale equivalent oxide thickness top gate dielectric on monolayer transition metal dichalcogenide transistors with CMOS-friendly approaches,” in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Jun. 2024, doi: 10.1109/VLSITechnologyandCir46783.2024.10631360.
- [16] K. K. H. Smithe, S. V. Suryavanshi, M. M. Rojo, A. D. Tedjarati, and E. Pop, “Low variability in synthetic monolayer MoS_2 devices,” *ACS Nano*, vol. 11, no. 8, pp. 8456–8463, Aug. 2017.
- [17] K. Schauble et al., “Uncovering the effects of metal contacts on monolayer MoS_2 ,” *ACS Nano*, vol. 14, pp. 14798–14808, Nov. 2020.
- [18] Y. Y. Illarionov et al., “Insulators for 2D nanoelectronics: The gap to bridge,” *Nature Commun.*, vol. 11, no. 1, p. 3385, Jul. 2020.
- [19] A. Ortiz-Conde, F. J. García-Sánchez, J. Muci, A. T. Barrios, J. J. Liou, and C.-S. Ho, “Revisiting MOSFET threshold voltage extraction methods,” *Microelectron. Rel.*, vol. 53, no. 1, pp. 90–104, Jan. 2013.
- [20] M. Jaikissoon, J.-S. Ko, E. Pop, and K. C. Saraswat, “Local back-gate monolayer MoS_2 transistors with channel lengths down to 50 nm and EOT ~ 1 nm showing improved I_{on} using post-metal anneal,” in *Proc. Device Res. Conf. (DRC)*, Jun. 2023, doi: 10.1109/DRC58590.2023.10187115.
- [21] R. Chau, “Process and packaging innovations for Moore’s law continuation and beyond,” in *IEDM Tech. Dig.*, Dec. 2019, pp. 1.1.1–1.1.6.
- [22] Y. Abe, N. Miyata, Y. Shiraki, and T. Yasuda, “Dipole formation at direct-contact HfO_2/Si interface,” *Appl. Phys. Lett.*, vol. 90, no. 17, Apr. 2007, Art. no. 172906.
- [23] K. Kita, H. Kamata, and J. Fei, “Interface dipole layers between two dielectrics: Considerations on physical origins and opportunities to control their formation,” in *Proc. Int. Conf. Solid State Devices Mater.*, 2017, pp. 499–500.
- [24] H.-H. Tseng et al., “The progress and challenges of threshold voltage control of high- κ /metal-gated devices for advanced technologies (invited paper),” *Microelectron. Eng.*, vol. 86, nos. 7–9, pp. 1722–1727, Jul. 2009.
- [25] B. Shin, J. R. Weber, R. D. Long, P. K. Hurlley, C. G. Van de Walle, and P. C. McIntyre, “Origin and passivation of fixed charge in atomic layer deposited aluminum oxide gate insulators on chemically treated InGaAs substrates,” *Appl. Phys. Lett.*, vol. 96, no. 15, Apr. 2010, Art. no. 152908.
- [26] C. D. English, K. K. Smithe, R. L. Xu, and E. Pop, “Approaching ballistic transport in monolayer MoS_2 transistors with self-aligned 10 nm top gates,” in *IEDM Tech. Dig.*, Dec. 2016, pp. 5.6.1–5.6.4, doi: 10.1109/IEDM.2016.7838355.
- [27] T.-E. Lee et al., “Nearly ideal subthreshold swing in monolayer MoS_2 top-gate nFETs with scaled EOT of 1 nm,” in *IEDM Tech. Dig.*, Dec. 2022, p. 7, doi: 10.1109/IEDM45625.2022.10019552.
- [28] R. K. A. Bennett, L. Hoang, C. Cremers, A. J. Mannix, and E. Pop, “Mobility and threshold voltage extraction in transistors with gate-voltage-dependent contact resistance,” *npj 2D Mater. Appl.*, Jan. 2025, doi: 10.1038/s41699-024-00506-4.
- [29] S. Datta, R. Pandey, A. Agrawal, S. K. Gupta, and R. Arghavani, “Impact of contact and local interconnect scaling on logic performance,” in *Proc. Symp. VLSI Technol. (VLSI-Technol.) Dig. Tech. Papers*, Jun. 2014, pp. 1–2, doi: 10.1109/VLSIT.2014.6894406.
- [30] R. K. A. Bennett and E. Pop, “How do quantum effects influence the capacitance and carrier density of monolayer MoS_2 transistors?” *Nano Lett.* vol. 23, pp. 1666–1672, Feb. 2023.