

# Role of Oxygen Deficiencies on the Stability of Indium Tin Oxide (ITO) Transistors

Sumaiya Wahid<sup>1</sup>, Graduate Student Member, IEEE, Kasidit Toprasertpong<sup>1</sup>, Member, IEEE, Mahnaz Islam<sup>1</sup>, Aravindh Kumar<sup>1</sup>, Muhammed Ahosan Ul Karim, Member, IEEE, Harsono Simka, H.-S. Philip Wong<sup>1</sup>, Life Fellow, IEEE, and Eric Pop<sup>1</sup>, Fellow, IEEE

**Abstract**— We investigate the threshold voltage ( $V_T$ ) stability of indium tin oxide (ITO) transistors under positive gate bias stress, comparing the performance of  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  dielectrics. We attribute the unusual negative  $V_T$  shift ( $\Delta V_T < 0$  V) of our top-gated devices to oxygen scavenging by the dielectric. Notably, devices with  $\text{Al}_2\text{O}_3$  dielectric achieve median  $|\Delta V_T| \leq 10$  mV at room temperature,  $\sim 10\times$  lower than devices with  $\text{HfO}_2$ , highlighting the significant influence of the dielectric layer. We also demonstrate that opposing effects of the top and bottom gates in a dual-gated transistor can be used to attain a median  $|\Delta V_T| \approx 150$  mV with 2 V gate stress voltage, at elevated temperature (85°C), which is  $\sim 3\times$  lower than the top-gated devices under identical stress conditions.

**Index Terms**— ITO, transistors, top-gated, dual-gated, dielectric layer, bias stress stability, threshold voltage shift.

## I. INTRODUCTION

**A**MORPHOUS oxide semiconductors like ITO are promising for back-end-of-line memory and logic field-effect transistors (FETs), owing to their low-temperature, large area deposition [1], [2], [3], [4]. However, stability of these FETs is crucial for their practical implementation, with  $|\Delta V_T| \leq 30\text{--}50$  mV desired up to 85–100°C operating temperature [5]. To achieve this, it is important to understand the factors influencing  $V_T$ , based on different process steps [6], [7], [8],

Received 10 June 2025; accepted 7 July 2025. Date of publication 10 July 2025; date of current version 4 September 2025. This work was supported in part by the Center for Processing with Intelligent Storage and Memory (PRISM), a Joint University Microelectronics Program (JUMP) 2.0 Center sponsored by the Semiconductor Research Corporation and Defense Advanced Research Projects Agency (DARPA); in part by the Stanford SystemX Alliance; in part by the Precourt Institute for Energy; and in part by Stanford Nanofabrication Facility (SNF) and Stanford Nano Shared Facilities (SNSF), supported by National Science Foundation (NSF) award ECCS-2026822. The review of this letter was arranged by Editor D. Shahrijerdi. (Corresponding authors: Sumaiya Wahid; Eric Pop.)

Sumaiya Wahid, Mahnaz Islam, and H.-S. Philip Wong are with the Department of Electrical Engineering, Stanford University, Stanford, CA 94305 USA (e-mail: swahid@stanford.edu).

Kasidit Toprasertpong is with the Department of Electrical Engineering, Stanford University, Stanford, CA 94305 USA, and also with the Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo 113-8656, Japan.

Aravindh Kumar, Muhammed Ahosan Ul Karim, and Harsono Simka are with Samsung Semiconductor Inc., San Jose, CA 95134 USA.

Eric Pop is with the Department of Electrical Engineering, the Department of Applied Physics, and the Department of Materials Science and Engineering, Stanford University, Stanford, CA 94305 USA (e-mail: epop@stanford.edu).

Digital Object Identifier 10.1109/LED.2025.3587706

[9]. Moreover, depending on device architecture, both positive and negative  $\Delta V_T$  can occur in oxide transistors under positive bias stress, making the physical origin of the  $V_T$  instability complex and difficult to address [7], [10], [11], [12].

Here, we study the effect of top dielectric layer and annealing condition on the positive bias temperature instability (PBTI) of several top-gated (TG) ITO transistors at room temperature. For both positive and negative  $V_T$  devices, our results highlight the significance of the dielectric material on device stability under varying bias conditions. Using the most optimized dielectric and annealing conditions, we then perform PBTI measurements on TG and dual-gated (2G) ITO FETs at 85°C to assess their stability under practical operating temperatures. Our investigation helps elucidate the physical mechanisms behind positive and negative  $V_T$  shifts in different oxide FET structures.

## II. FABRICATION AND MEASUREMENT

**Figs. 1(a, b)** show schematics of our top-gated (TG) and dual-gated (2G) ITO transistors, respectively. **Fig. 1(c)** details the fabrication flow [2]. Here,  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  serve as gate dielectrics, deposited using atomic layer deposition with tetrakis(dimethylamido)hafnium (TDMA-Hf) and trimethylaluminium (TMA) as Hf and Al precursors. Oxygen plasma and ozone are used as oxidants for  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  deposition, respectively.

**Fig. 1(d)** shows a top-view optical image of a TG device and the measure-stress-measure scheme to study PBTI, is shown in **Fig. 1(e)**. The  $I_D$  vs.  $V_{GS}$  curves are measured before (stress time,  $t_{\text{stress}} = 0$  s) and after applying a gate stress voltage ( $V_{GS,\text{stress}}$ ) for  $t_{\text{stress}} = 1, 10, 100, 1000$  s cumulatively.  $V_T$  is extracted at constant current =  $(W/L) \times 100$  nA, where  $W$  and  $L$  are channel width and length. The  $V_T$  shift is defined as the difference between stressed and unstressed  $V_T$  after 1000 s stress duration:  $\Delta V_T = V_{T,\text{stressed}} - V_{T,0}$ .

## III. RESULTS AND DISCUSSION

### A. $\text{HfO}_2$ versus $\text{Al}_2\text{O}_3$ Dielectrics

We first perform PBTI measurements at room temperature (RT). **Figs. 2(a,b)** show the  $I_D$  vs.  $V_{GS}$  curves of unannealed devices with  $\sim 5$  nm thick  $\text{HfO}_2$  and  $\text{Al}_2\text{O}_3$  dielectrics, respectively. The device with  $\text{HfO}_2$  shows a more negative  $\Delta V_T$  than the  $\text{Al}_2\text{O}_3$  device, even considering the higher  $\text{HfO}_2$  capacitance ( $V_{GS,\text{stress}} = 1$  V for  $\text{HfO}_2$  and 2 V for  $\text{Al}_2\text{O}_3$ ). PBTI usually causes a positive  $\Delta V_T$  due to electron trapping in the gate dielectric and/or at the channel/dielectric interface.




Fig. 1. Schematics of (a) top-gated (TG) and (b) dual-gated (2G) ITO transistors. (c) Detailed fabrication process flow. (d) Top-view optical image of a completed TG device. (e) Schematic of the measure-stress-measure scheme used for positive bias stress analysis. The stress time ( $t_{\text{stress}}$ ) is cumulative over 4 cycles.

Therefore, such a negative  $\Delta V_T$  under PBTI is unexpected, and often attributed to hydrogen-related defect migration from dielectric to channel [5]. However, the X-ray photo-electron spectroscopy (XPS) data from the two samples [Fig. 2(c)], show a higher oxygen (O) vacancy concentration in HfO<sub>2</sub> [13], [14], [15], [16], indicating that the negative  $\Delta V_T$  is likely caused by defective HfO<sub>2</sub> film scavenging O from the ITO during PBTI, causing additional O vacancies (*i.e.* electron donors) in the channel and a negative  $V_T$  shift.

### B. Effect of O<sub>2</sub> Anneal

**Figs. 3(a,b)** show PBTI for devices with HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> respectively, after annealing in O<sub>2</sub> at 300°C for 10 min. Because the O<sub>2</sub> anneal is performed post-fabrication, it helps passivate O vacancies in the HfO<sub>2</sub> dielectric and causes less O scavenging from the ITO, resulting in improved  $V_T$  stability. However, the Al<sub>2</sub>O<sub>3</sub> dielectric device still shows smaller  $|\Delta V_T|$ , indicating the dominant effect of the dielectric itself. **Fig. 3(c)** shows the corresponding XPS data, revealing an expectedly lower O vacancy concentration in both films after O<sub>2</sub> annealing [13], [14], [15], [16].

In **Fig. 4**, we summarize these results by plotting  $\Delta V_T$  vs. the initial  $V_{T0}$  of all devices, accounting for the variability of our processing in an academic nanofabrication facility. The O<sub>2</sub>-annealed devices with HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> dielectric display an expected positive shift in  $V_{T0}$ . The median  $\Delta V_T$  of the former under stress is improved from -200 mV to -80 mV




Fig. 2. Measured  $I_D$  vs.  $V_{GS}$  of representative unannealed top-gated (TG) ITO transistors at room temperature, with ~5 nm thick (a) HfO<sub>2</sub> and (b) Al<sub>2</sub>O<sub>3</sub> dielectrics. Solid and dashed curves mark sweep directions, as indicated. All devices have  $L \approx 2 \mu\text{m}$  channel length. The right-side axis displays the TG leakage,  $I_G$ . (c) Measured X-ray photo-electron spectroscopy (XPS) of O 1s binding energy for HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> (both ~5 nm thick) on ITO, indicating high O vacancy ( $V_O$ ) concentration in the HfO<sub>2</sub> film.  $V_T$  is extracted at constant current of  $(W/L) \times 100 \text{ nA}$ .




Fig. 3. Measured  $I_D$  vs.  $V_{GS}$  of representative top-gated (TG) ITO devices at room temperature (RT), with ~5 nm thick (a) HfO<sub>2</sub> and (b) Al<sub>2</sub>O<sub>3</sub> dielectrics; both annealed in O<sub>2</sub> at 300 °C for 10 min. Solid and dashed curves mark sweep directions, as indicated. All channels are  $L \approx 2 \mu\text{m}$  long. The right-side axis monitors the TG leakage,  $I_G$ , during the measurement.  $V_T$  is extracted at constant current of  $(W/L) \times 100 \text{ nA}$ . (c) Measured X-ray photo-electron spectroscopy (XPS) of O 1s binding energy for HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> (both ~5 nm thick) on ITO, indicating reduced O vacancy ( $V_O$ ) concentration after O<sub>2</sub> annealing.

for  $V_{GS,\text{stress}} = 1 \text{ V}$ , and from -565 mV to -210 mV for  $V_{GS,\text{stress}} = 2 \text{ V}$ , due to the O vacancy passivation in HfO<sub>2</sub>. On the contrary, the median  $\Delta V_T$  of the devices with Al<sub>2</sub>O<sub>3</sub> increases upon O<sub>2</sub> annealing (+45 mV) and shows a positive  $\Delta V_T$ . This indicates the possibility of creating oxygen interstitials in the Al<sub>2</sub>O<sub>3</sub> during O<sub>2</sub> anneal and subsequent electron trapping in these defects under positive bias stress [17], [18]. The overall summary plot in **Fig. 4** shows no trend with initial  $V_{T0}$  of the device (which results in different overdrive stress) and rather confirms the significant role of the gate dielectric on  $\Delta V_T$ , *i.e.* device stability.

### C. High-Temperature Measurement

Because unannealed devices with Al<sub>2</sub>O<sub>3</sub> dielectric show the smallest  $|\Delta V_T|$  under PBTI at room temperature, we also measured them at 85°C with different  $V_{GS,\text{stress}}$  to assess their stability at higher operating temperature. **Fig. 5** shows the  $I_D$  vs.  $V_{GS}$  measurements under different bias conditions,




Fig. 4. Summary plot of  $\Delta V_T$  vs. initial  $V_{T0}$  for top-gated ITO transistors, measured at room temperature (RT) after cumulative  $t_{\text{stress}} = 1000$  s. The median  $\Delta V_T$  for each sample with 5 to 20 devices is mentioned at the specified gate stress voltage. Here,  $t_{\text{ox}} = \text{gate oxide thickness}$ .  $V_T$  is extracted at constant current of  $(W/L) \times 100$  nA.




Fig. 5. High-temperature (85 °C)  $I_D$  vs.  $V_{GS}$  measurements of representative unannealed top-gated ITO devices with  $\text{Al}_2\text{O}_3$  gate dielectric, at various stress voltages ( $V_{GS,\text{stress}}$ );  $L \approx 2 \mu\text{m}$  and  $V_{DS} = 1$  V for all measurements.  $V_T$  is extracted at constant current of  $(W/L) \times 100$  nA.

revealing a degraded  $|\Delta V_T|$  at 85°C, which could be due to enhanced O scavenging at higher temperature, or thermal ionization of neutral O vacancies releasing electrons [19].

#### D. Dual-Gated Devices

We also fabricate dual-gated transistors [schematic shown in Fig. 1 (b)] with  $\text{Al}_2\text{O}_3$  dielectric (for both top- and bottom-gate) and observe an expected improvement of  $V_T$ , subthreshold slope (SS) and maximum drive current ( $I_{D,\text{max}}$ ) with dual-gate (2G) modulation vs. single-gate control, on the same device [Fig. 6(a)]. The plot of  $V_T$  shift,  $\Delta V_T$  vs. stress time,  $t_{\text{stress}}$  at room temperature [Fig. 6(b)] reveals a trend of positive  $\Delta V_T$  for BG sweep (due to electron trapping; consistent with our previously reported bottom-gated devices [7], [12]) and negative  $\Delta V_T$  for TG sweep (due to O scavenging by top dielectric; consistent with our top-gated devices). The 2G modulation shows an intermediate  $\Delta V_T$ , which indicates a balance between the top- and bottom-gate sweeps.

A similar trend is observed for devices measured at 85° [Fig. 6(c)], achieving median  $|\Delta V_T|$  of 6 devices down to 150 mV even at the 85 °C elevated temperature. This underscores the significant impact of device architecture on bias stress stability. Fig. 6(d) illustrates the role of oxide deposition sequence, resulting in more O-rich films in the




Fig. 6. (a) Room temperature (RT)  $I_D$  vs.  $V_{GS}$  measurements of the same dual-gated ITO transistor with  $\sim 5$  nm  $\text{Al}_2\text{O}_3$  top and bottom dielectric, showing top-gate (TG), bottom-gate (BG) and dual-gate (2G) modulation. Plots of  $\Delta V_T$  vs. cumulative  $t_{\text{stress}}$ , showing positive shift for BG, negative shift for TG, and intermediate shift for 2G sweeps, for measurements at (b) RT and (c) 85 °C. The BG, TG and 2G measurements in (b) and (c) are performed on different devices of the same sample. Each symbol in (c) represents the median value of 5-6 devices to account for variability.  $V_T$  is extracted at constant current of  $(W/L) \times 100$  nA. (d) Illustration of oxide deposition sequence resulting in more O-rich films in the bottom layers and more O-deficient films in the top layers, because bottom layers are exposed to additional  $\text{O}_2$  flow during the deposition of top layers. The different film types cause positive vs. negative  $V_T$  shifts accordingly.

bottom layers and more O-deficient films in the top layers, because the bottom layers are exposed to additional  $\text{O}_2$  flow during the top layer depositions. As a result, the BG dielectric is likely to trap electrons and cause a positive  $\Delta V_T$  while the TG dielectric is likely to scavenge oxygen from the channel and release electrons, causing a negative  $\Delta V_T$ . Therefore, the dual-gate structure can be carefully optimized to achieve a low  $V_T$  shift by balancing out the effects of the two gates [17].

#### IV. CONCLUSION

We conducted a study on the stability of top- and dual-gated ITO transistors, and observed that top-gated devices with  $\text{Al}_2\text{O}_3$  dielectric exhibited exceptional stability, with  $|\Delta V_T| \leq 10$  mV at room temperature. This stability is likely due to the lower oxygen vacancy concentration in the  $\text{Al}_2\text{O}_3$  film, which minimizes oxygen scavenging from the channel, resulting in more stable device behavior. In the case of dual-gated devices, our findings suggest that the opposing effects from the two gates could help achieve a  $|\Delta V_T| \approx 150$  mV at 85 °C, and this stability may be further enhanced through careful optimization of both gate stacks, indicating the potential for improved performance in dual-gated configurations.

#### ACKNOWLEDGMENT

The authors acknowledge the ozone generator provided by TMEIC Corporation.

#### REFERENCES

- [1] S. Li, M. Tian, Q. Gao, M. Wang, T. Li, Q. Hu, X. Li, and Y. Wu, "Nanometre-thin indium tin oxide for advanced high-performance electronics," *Nature Mater.*, vol. 18, no. 10, pp. 1091–1097, Oct. 2019, doi: 10.1038/s41563-019-0455-8.

[2] S. Wahid, A. Daus, A. Kumar, H.-S. Philip Wong, and E. Pop, "First demonstration of dual-gated indium tin oxide transistors with record drive current  $\sim 2.3$  mA/ $\mu$ m at  $L \approx 60$  nm and  $V_{DS} = 1$  V," in *IEDM Tech. Dig.*, Dec. 2022, pp. 12.5.1–12.5.4, doi: [10.1109/IEDM45625.2022.10019544](https://doi.org/10.1109/IEDM45625.2022.10019544).

[3] S. Liu, K. Jana, K. Toprasertpong, J. Chen, Z. Liang, Q. Jiang, S. Wahid, S. Qin, W.-C. Chen, E. Pop, and H.-S.-P. Wong, "Design guidelines for oxide semiconductor gain cell memory on a logic platform," *IEEE Trans. Electron Devices*, vol. 71, no. 5, pp. 3329–3335, May 2024, doi: [10.1109/TED.2024.3372938](https://doi.org/10.1109/TED.2024.3372938).

[4] K. Toprasertpong, S. Liu, J. Chen, S. Wahid, K. Jana, W.-C. Chen, S. Li, E. Pop, and H.-S. Philip Wong, "Co-designed capacitive coupling-immune sensing scheme for indium-tin-oxide (ITO) 2T gain cell operating at positive voltage below 2 V," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Jun. 2023, pp. 1–2, doi: [10.23919/vlsitechnologyandcir57934.2023.10185433](https://doi.org/10.23919/vlsitechnologyandcir57934.2023.10185433).

[5] A. Chasin, J. Franco, K. Triantopoulos, H. Dekkers, N. Rassoul, A. Belmonte, Q. Smets, S. Subhechha, D. Claes, M. J. van Setten, J. Mitard, R. Delhougne, V. Afanas'ev, B. Kaczer, and G. S. Kar, "Understanding and modelling the PBTI reliability of thin-film IGZO transistors," in *IEDM Tech. Dig.*, Dec. 2021, pp. 31.1.1–31.1.4, doi: [10.1109/IEDM19574.2021.9720666](https://doi.org/10.1109/IEDM19574.2021.9720666).

[6] S. Wahid, A. Daus, J. Kwon, S. Qin, J.-S. Ko, H. S. P. Wong, and E. Pop, "Effect of top-gate dielectric deposition on the performance of indium tin oxide transistors," *IEEE Electron Device Lett.*, vol. 44, no. 6, pp. 951–954, Jun. 2023, doi: [10.1109/LED.2023.3265316](https://doi.org/10.1109/LED.2023.3265316).

[7] S. Wahid, L. Hoang, A. Daus, and E. Pop, "Up to 100-fold improvement of threshold voltage stability in ITO transistors," in *Proc. Device Res. Conf. (DRC)*, Jun. 2023, doi: [10.1109/drc58590.2023.10187074](https://doi.org/10.1109/drc58590.2023.10187074).

[8] Y. Kang, K. Han, X. Chen, Y. Chen, and X. Gong, "BEOL-compatible high-performance indium-tin-oxide transistors enabled by quantum confinement-engineered properties," *IEEE Trans. Electron Devices*, vol. 71, no. 8, pp. 4692–4700, Aug. 2024, doi: [10.1109/TED.2024.3410239](https://doi.org/10.1109/TED.2024.3410239).

[9] C. Gu, Q. Hu, S. Zhu, Q. Li, M. Zeng, H. Liu, J. Kang, S. Liu, and Y. Wu, "High-performance short-channel top-gate indium-tin-oxide transistors by optimized gate dielectric," *IEEE Electron Device Lett.*, vol. 44, no. 5, pp. 837–840, May 2023, doi: [10.1109/LED.2023.3262684](https://doi.org/10.1109/LED.2023.3262684).

[10] Z. Zhang, Z. Lin, A. Charnas, H. Dou, Z. Shang, J. Zhang, M. Si, H. Wang, M. A. Alam, and P. D. Ye, "Reliability of atomic-layer-deposited gate-all-around  $\text{In}_2\text{O}_3$  nano-ribbon transistors with ultra-high drain currents," in *IEDM Tech. Dig.*, Dec. 2022, pp. 30.3.1–30.3.4, doi: [10.1109/IEDM45625.2022.10019494](https://doi.org/10.1109/IEDM45625.2022.10019494).

[11] K. A. Aabrar, S. Gopal Kirtania, S. Deng, G. Choe, A. Khan, S. Yu, and S. Datta, "Improved reliability and enhanced performance in BEOL compatible W-doped  $\text{In}_2\text{O}_3$  dual-gate transistor," in *IEDM Tech. Dig.*, Dec. 2023, pp. 1–4, doi: [10.1109/IEDM45741.2023.10413776](https://doi.org/10.1109/IEDM45741.2023.10413776).

[12] A. Daus, L. Hoang, C. Gilardi, S. Wahid, J. Kwon, S. Qin, J.-S. Ko, M. Islam, A. Kumar, K. M. Neilson, K. C. Saraswat, S. Mitra, H.-S.-P. Wong, and E. Pop, "Effect of back-gate dielectric on indium tin oxide (ITO) transistor performance and stability," *IEEE Trans. Electron Devices*, vol. 70, no. 11, pp. 5685–5689, Nov. 2023, doi: [10.1109/TED.2023.3319300](https://doi.org/10.1109/TED.2023.3319300).

[13] J. F. Moulder, W. F. Stickle, and P. E. Sobol, *Handbook of X Ray Photoelectron Spectroscopy*. Chanhassen, MN, USA: Physical Electronics, 1992.

[14] W.-G. Kim, Y. J. Tak, B. Du Ahn, T. S. Jung, K.-B. Chung, and H. J. Kim, "High-pressure gas activation for amorphous indium-gallium zinc-oxide thin-film transistors at 100 °C," *Sci. Rep.*, vol. 6, no. 1, p. 23039, Mar. 2016, doi: [10.1038/srep23039](https://doi.org/10.1038/srep23039).

[15] X. Luo, Y. Li, H. Yang, Y. Liang, K. He, W. Sun, H.-H. Lin, S. Yao, X. Lu, L. Wan, and Z. Feng, "Investigation of  $\text{HfO}_2$  thin films on Si by X-ray photoelectron spectroscopy, Rutherford backscattering, grazing incidence X-ray diffraction and variable angle spectroscopic ellipsometry," *Crystals*, vol. 8, no. 6, p. 248, Jun. 2018, doi: [10.3390/cryst8060248](https://doi.org/10.3390/cryst8060248).

[16] E. Lee, T. H. Kim, S. W. Lee, J. H. Kim, J. Kim, T. G. Jeong, J.-H. Ahn, and B. Cho, "Improved electrical performance of a sol-gel IGZO transistor with high-k  $\text{Al}_2\text{O}_3$  gate dielectric achieved by post annealing," *Nano Converg.*, vol. 6, no. 1, p. 24, Dec. 2019, doi: [10.1186/s40580-019-0194-1](https://doi.org/10.1186/s40580-019-0194-1).

[17] K. Hikake, Z. Li, J. Hao, C. Pandy, T. Saraya, T. Hiramoto, T. Takahashi, M. Uenuma, Y. Uraoka, and M. Kobayashi, "A nanosheet oxide semiconductor FET using ALD  $\text{InGaO}_x$  channel and  $\text{InSnO}_x$  electrode with normally-off operation, high mobility and reliability for 3D integrated devices," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Jul. 2023, pp. T14–1, doi: [10.23919/VLSITechnologyandCir57934.2023.10185234](https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185234).

[18] S. Wahid and E. Pop, "Oxygen engineering for positive bias stress stability of top-gated indium tin oxide (ITO) transistors," in *Proc. Device Res. Conf. (DRC)*, Jun. 2024, doi: [10.1109/drc61706.2024.10605526](https://doi.org/10.1109/drc61706.2024.10605526).

[19] Z. Zhang, Z. Lin, C. Niu, M. Si, M. A. Alam, and P. D. Ye, "Ultra-high bias stability of ALD  $\text{In}_2\text{O}_3$  FETs enabled by high temperature  $\text{O}_2$  annealing," in *Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits)*, Jun. 2023, p. 2023, doi: [10.23919/VLSITechnologyandCir57934.2023.10185292](https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185292).